- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄199479 > TSB43AA82GGW (TEXAS INSTRUMENTS INC) 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PBGA176 PDF資料下載
參數(shù)資料
| 型號(hào)： | TSB43AA82GGW |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PBGA176 |
| 封裝： | PLASTIC, BGA-176 |
| 文件頁(yè)數(shù)： | 54/146頁(yè) |
| 文件大?。?/td> | 770K |
| 代理商： | TSB43AA82GGW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)當(dāng)前第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)
15
1.4.2
Microcontroller/Microprocessor Signals
TERMINAL
I/O
DESCRIPTION
NAME
PGE NO.
GGW NO.
I/O
DESCRIPTION
ALE
82
M15
I
Address latch enable. Ignored when not DA mux mode
(MUXMODE = 1).
DA[15:0]
76, 74, 73, 72,
71, 69, 68, 65,
64, 62, 61, 60,
58, 57, 56, 55
P15, R16, T17,
U16, T15, R14,
U14, R12, T12,
R11, T11, U11,
T10, U10, T9,
R9
I/O
I/O lines used for address and data. See Table 21 for more information on the
use of address and data lines.
M8M16
5
D1
I
Bit width select. M8M16 determines the width of the data bus. The terminal is tied
high for 16 bit mode. See Table 21 for more information on the use of address
and data lines.
MUXMODE
6
E3
I
Mode selects. MUXMODE determines if the data and address lines are parallel
or multiplexed. The terminal is tied high for data address multiplex mode. See
Table 21 for more information on the use of address and data lines.
XCS
84
M17
I
Chip select
XINT
54
U9
O
Interrupt
XRD
78
P17
I
Read cycle enable
XWAIT
77
P16
O
Wait
XWR
81
N17
I
Write cycle enable
1.4.3
Physical Layer
TERMINAL
I/O
DESCRIPTION
NAME
PGE NO.
GGW NO.
I/O
DESCRIPTION
CNA
135
C6
O
Cable not active output. If no bias is detected from the cable, the CNA signal is set high.
The CNA output is not valid during power-up reset. CNA is valid during power-down
mode, when PD is high.
CONTEND
139
A4
I
Contend. Tie high for bus manager capability.
CPS
142
A3
I
Cable power supply. This terminal is normally connected to cable power through a
400-k
resistor. This circuit drives an internal comparator that is used to detect the
presence of cable power.
FILTER0
FILTER1
111
112
A15
A14
I
PLL filter. These terminals are connected to an external capacitor to form a lag-lead
filter required for stable operation of the internal frequency multiplier PLL running off the
crystal oscillator. A 0.1-
F ±10% capacitor is the only external component required to
complete this filter.
LINKON
138
C5
O
Link-on. The link-on output is activated if the LLC is inactive (LPS inactive or PD active).
The signal indicates that the PHY has detected a link-on packet addressed to this node,
or has detected a resume event on a suspended port. The signal remains asserted until
the LPS signal is asserted by the link in response.
LPS
130
A7
I
Link power status. The signal indicates that the link is powered up and ready for trans-
actions. When this mode is deasserted, the device can be put into a low power mode.
PD
136
A5
I
Power-down input. When PD is asserted, the device is in a power-down mode. The
device is asynchronously reset during this mode, so a device reset must be provided
after PD is deasserted. See Section 12 for more details.
PWRCLS[2:0]
134, 133,
132
B6, A6, C7
I
Power class inputs. See 1394a-2000 for more information. On hardware reset, these
inputs set the default value on the power class indicated during self-ID. Programming is
done by tying terminals high or low.
R0
R1
99
100
F17
F16
—
Current setting resistor terminals. An external resistor is connected between these
terminals to set the internal operating currents and cable driver output currents. A
resistance of 6.34 k
±1.0% is required to meet the IEEE Std 1394-1995 output voltage
limits.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB43DA42GHCR | PCI BUS CONTROLLER, PBGA196 |
| TSB500SK02 | 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| TSB500SK10MDS | 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| TSB5000331DS | 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| TSB5000831 | 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB43AA82GHH | 制造商:Texas Instruments 功能描述: |
| TSB43AA82I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:1394 INTEGRATED PHY AND LINK LAYER CONTROLLER |
| TSB43AA82IGGW | 功能描述:1394 接口集成電路 2Port Hi Perf Integ Phy&Link Layer Chip RoHS:否 制造商:Texas Instruments 類(lèi)型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AA82PGE | 功能描述:1394 接口集成電路 2Port Hi Perf Integ Phy&Link Layer Chip RoHS:否 制造商:Texas Instruments 類(lèi)型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AA82PGEG4 | 功能描述:1394 接口集成電路 2Port Hi Per Int Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類(lèi)型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。