- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385939 > TMPR4956F (Toshiba Corporation) 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統(tǒng)計算機微處理器) PDF資料下載
參數(shù)資料
| 型號： | TMPR4956F |
| 廠商： | Toshiba Corporation |
| 英文描述： | 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統(tǒng)計算機微處理器) |
| 中文描述： | 64位RISC（精簡指令集計算機）微處理器（64位精簡指令集系統(tǒng)計算機微處理器） |
| 文件頁數(shù)： | 47/60頁 |
| 文件大?。?/td> | 244K |
| 代理商： | TMPR4956F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
TOSHIBA
TENTATIVE
TMPR4955/56
20-Oct.-1999
47
5.11 System Interface Addresses
System interface addresses in the 64-bit bus mode are complete 36-bit physical addresses. They are sent
to the lower 36 bits (bits 35 – 0) of the SysAD bus during the address cycle. The remaining bits of the
SysAD bus are not used by the address cycle.
System interface addresses in the 32-bit bus mode are complete 32-bit physical addresses. They are sent
to the lower 32 bits of the SysAD bus during the address cycle.
5.11.1 Addressing rules in the 64-bit bus mode
Addresses that are to be used in double word, partial double word, word or partial word transactions are
arranged to match the size of the data element. The following rules are used by this system.
Target addresses of the block request are aligned to the double word boundaries. In other words,
the lower 3 bits of the address become “0.”
For double word requests, the lower 3 bits of the address are set to “0.”
Word requests set the lower 2 bits of the address to “0.”
Half word requests set the least significant bit of the address to “0.”
Byte requests, 3-byte requests, 5-byte requests, 6-byte requests and 7-byte requests use the byte
address.
5.11.2 Addressing rules in the 32-bit bus mode
Addresses that are to be used in word or partial word transactions are arranged to match the size of the
data element. The following rules are used by this system.
Target addresses of the block request are aligned to the word boundaries. In other words, the
lower 2 bits of the address become “0.”
Word requests set the lower 2 bits of the address to “0.”
Half-word requests set the least significant bit of the address to “0.”
Byte requests and 3-byte requests use the byte address.
5.12
Mode Register of System Interface ( G2Sconfig )
The Mode Register of System Interface ( G2Sconfig ) is a write only register. This register is only Word-
Access.
Address
Field
Description
0xF_FF10_0000
G2Sconfig
Mode Register of System Interface
Table 12-1 G2Sconfig
相關PDF資料 |
PDF描述 |
|---|---|
| TMPZ84C015AF | C-MOS 8-BIT MICROPROCCESSOR |
| TMPZ84C61AP-6 | TLCS-Z80 CGC : Z80 CLOCK GENERATOR/CONTROLLER |
| TMS2716 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
| TMS2716-30 | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
| TMS2716-30JL | 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TMPRT001 | 制造商:Red Lion Controls 功能描述:Sensor, RTD, Surface Mount, 10ft Cable, 26 AWG 制造商:Red Lion Controls 功能描述:SURFACE MOUNT NEOFLON PFA 10 FT |
| TMPRT002 | 制造商:Red Lion Controls 功能描述:Sensor, Pipe Plug RTD, 6ft Cable, 26 AWG, Mini Connector 制造商:Red Lion Controls 功能描述:PIPE PLUG 6 FT CABLE WITH MALE |
| TMPS 1-1 | 制造商:knitter-switch 功能描述: |
| TMPS1-1 | 制造商:Knitter-Switch 功能描述:Tube |
| TMPSA06 | 制造商:SPC Multicomp 功能描述:TRANSISTOR NPN TO-92 |
發(fā)布緊急采購，3分鐘左右您將得到回復。