參數(shù)資料
型號: TMPR4956F
廠商: Toshiba Corporation
英文描述: 64-bit RISC (Reduced Instruction Set Computer) microprocessor(64位精簡指令集系統(tǒng)計(jì)算機(jī)微處理器)
中文描述: 64位RISC(精簡指令集計(jì)算機(jī))微處理器(64位精簡指令集系統(tǒng)計(jì)算機(jī)微處理器)
文件頁數(shù): 16/60頁
文件大?。?/td> 244K
代理商: TMPR4956F
TOSHIBA
TENTATIVE
TMPR4955/56
20-Oct.-1999
16
into the slave state. Shifts from the master state to the slave state are arbitrated by the processor using the
system interface handshake signals ExtRqst* and Release.* This shift is performed as follows below.
1)
The external agent sends notification that it would like to issue an external request by asserting the
ExtRqst* signal.
2)
The processor releases the system interface and changes its state from the master state to the slave
state by asserting the Release* signal for 1 cycle.
3)
The system interface returns to the master state when issuing of the external request is complete.
5.4.4 Shifting to the slave state on its own
Shifting to the slave state on its own means that the shift from the master state to the slave state is started
by the processor when the processor read request is still on hold. The Release* signal is automatically
asserted after the read transaction. Self-invoked shifting to the slave state occurs either during the issue
cycle of the read request or several cycles after that.
After shifting to the slave state on its own, the processor returns to the master state at the end of the next
external request. This is made possible by a read request or other type of external request.
The SysAd bus and SysCmd bus drives must start after the external agent confirms that the processor
autonomously shifted to the slave state. While the system interface is in the slave state, the external agent
can start making external requests without requesting access to the system interface (without asserting the
ExtRqst* signal).
The system interface returns to the master state when the external request ends.
If a processor read request is on hold after a read request is issued, the processor automatically changes
the system interface into the slave state even if the system interface access necessary for the system agent
to issue the external request has not been requested. By shifting to the slave state in this manner, the
external agent becomes able to return read response data.
相關(guān)PDF資料
PDF描述
TMPZ84C015AF C-MOS 8-BIT MICROPROCCESSOR
TMPZ84C61AP-6 TLCS-Z80 CGC : Z80 CLOCK GENERATOR/CONTROLLER
TMS2716 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES
TMS2716-30 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES
TMS2716-30JL 2048-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMPRT001 制造商:Red Lion Controls 功能描述:Sensor, RTD, Surface Mount, 10ft Cable, 26 AWG 制造商:Red Lion Controls 功能描述:SURFACE MOUNT NEOFLON PFA 10 FT
TMPRT002 制造商:Red Lion Controls 功能描述:Sensor, Pipe Plug RTD, 6ft Cable, 26 AWG, Mini Connector 制造商:Red Lion Controls 功能描述:PIPE PLUG 6 FT CABLE WITH MALE
TMPS 1-1 制造商:knitter-switch 功能描述:
TMPS1-1 制造商:Knitter-Switch 功能描述:Tube
TMPSA06 制造商:SPC Multicomp 功能描述:TRANSISTOR NPN TO-92