參數(shù)資料
型號: STPCE1HDC
英文描述: Microprocessor
中文描述: 微處理器
文件頁數(shù): 61/87頁
文件大?。?/td> 1356K
代理商: STPCE1HDC
DESIGN GUIDELINES
Release 1.3 - January 29, 2002
61/87
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
6.3. ARCHITECTURE RECOMMENDATIONS
This
implementations for the STPC interfaces. For
more
details,
download
Schematics
from the STPC web site.
section
describes
the
recommend
the
Reference
6.3.1. POWER DECOUPLING
An appropriate decoupling of the various STPC
power pins is mandatory for optimum behaviour.
When insufficient, the integrity of the signals is
deteriorated, the stability of the system is reduced
and EMC is increased.
6.3.1.1. PLL decoupling
This is the most important as the STPC clocks are
generated from a single 14MHz stage using
multiple PLLs which are highly sensitive analog
cells. The frequencies to filter are the 25-50 KHz
range which correspond to the internal loop
bandwidth of the PLL and the 10 to 100 MHz
frequency of the output. PLL power pins can be
tied together to simplify the board layout.
Figure 6-2. PLL decoupling
6.3.1.2. Decoupling of 3.3V and Vcore
A power plane for each of these supplies with one
decoupling capacitance for each power pin is the
minimum. The use of multiple capacitances with
values in decade is the best (for example: 10pF,
1nF, 100nF, 10uF), the smallest value, the closest
to the power pin. Connecting the various digital
power planes through capacitances will reduce
furthermore the overall impedance and electrical
noise.
6.3.2. 14MHZ OSCILLATOR STAGE
The 14.31818 MHz oscillator stage can be
implemented using a quartz, which is the
preferred and cheaper solution, or using an
external 3.3V oscillator.
The crystal must be used in its series-cut
fundamental mode and not in overtone mode. It
must have an Equivalent Series Resistance (ESR,
sometimes referred to as Rm) of less than 50
Ohms (typically 8 Ohms) and a shunt capacitance
(Co) of less than 7 pF. The balance capacitors of
16 pF must be added, one connected to each pin,
as described in
Figure 6-3
.
In the event of an external oscillator providing the
master clock signal to the STPC Atlas device, the
LVTTL signal should be connected to XTALI, as
described in
Figure 6-3
.
As this clock is the reference for all the other on-
chip
generated
clocks,
recommended to shield this stage
, including
the 2 wires going to the STPC balls, in order to
reduce the jitter to the minimum and reach the
optimum system stability.
it
is
strongly
VDD_PLL
VSS_PLL
PWR
100nF 47uF
GND
Connections must be as short as possible
Figure 6-3. 14.31818 MHz stage
15pF
15pF
XTALO
XTALI
XTALO
XTALI
3.3V
相關(guān)PDF資料
PDF描述
STPCELITE X86 Core General Purpose PC Compatible System - on - Chip
STPCE1EDBI X86 Core General Purpose PC Compatible System - on - Chip
STPCE1EEBC X86 Core General Purpose PC Compatible System - on - Chip
STPCE1EEBI X86 Core General Purpose PC Compatible System - on - Chip
STPCE1HEBC X86 Core General Purpose PC Compatible System - on - Chip
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STPCE1HEBC 功能描述:微處理器 - MPU 133MHz x86 SoC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
STPCE1HEBI 功能描述:微處理器 - MPU 133MHz x86 SoC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
STPCELITE 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip
STPCH0.5MBBL 制造商:Panduit Corp 功能描述:TX5E SHIELDED PATCH CORD 制造商:Panduit Corp 功能描述:COPPER PATCH CORD, CAT 5E, INTL GRAY F/U
STPCH0.5MBBU 制造商:Panduit Corp 功能描述:TX5E SHIELDED PATCH CORD 制造商:Panduit Corp 功能描述:COPPER PATCH CORD, CAT 5E, INTL GRAY F/U