- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄381118 > STPCE1HDC Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | STPCE1HDC |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁(yè)數(shù)： | 45/87頁(yè) |
| 文件大?。?/td> | 1356K |
| 代理商： | STPCE1HDC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)
ELECTRICAL SPECIFICATIONS
Release 1.3 - January 29, 2002
45/87
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
24
IOR#, IOW# asserted before SA[19:0]
24o
I/O access to 16-bit ISA Slave Standard cycle
24r
I/O access to 16-bit ISA Slave Standard cycle
MEMR#, MEMW# asserted before next ALE# asserted
25b
Memory access to 16-bit ISA Slave Standard cycle
25d
Memory access to 8-bit ISA Slave Standard cycle
SMEMR#, SMEMW# asserted before next ALE# asserted
25e
Memory access to 16-bit ISA Slave - 2BCLK
25f
Memory access to 16-bit ISA Slave Standard cycle
25h
Memory access to 8-bit ISA Slave Standard cycle
IOR#, IOW# asserted before next ALE# asserted
25i
I/O access to 16-bit ISA Slave Standard cycle
25k
I/O access to 16-bit ISA Slave Standard cycle
MEMR#, MEMW# asserted before next MEMR#, MEMW# asserted
26b
Memory access to 16-bit ISA Slave Standard cycle
26d
Memory access to 8-bit ISA Slave Standard cycle
SMEMR#, SMEMW# asserted before next SMEMR#, SMEMW# asserted
26f
Memory access to 16-bit ISA Slave Standard cycle
26h
Memory access to 8-bit ISA Slave Standard cycle
IOR#, IOW# asserted before next IOR#, IOW# asserted
26i
I/O access to 16-bit ISA Slave Standard cycle
26k
I/O access to 8-bit ISA Slave Standard cycle
Any command negated to MEMR#, SMEMR#, MEMR#, SMEMW# asserted
28a
Memory access to 16-bit ISA Slave
28b
Memory access to 8-bit ISA Slave
Any command negated to IOR#, IOW# asserted
28c
I/O access to ISA Slave
MEMR#, MEMW# negated before next ALE# asserted
SMEMR#, SMEMW# negated before next ALE# asserted
IOR#, IOW# negated before next ALE# asserted
LA[23:17] valid to IOCHRDY negated
33a
Memory access to 16-bit ISA Slave - 4 BCLK
33b
Memory access to 8-bit ISA Slave - 7 BCLK
LA[23:17] valid to read data valid
34b
Memory access to 16-bit ISA Slave Standard cycle
34e
Memory access to 8-bit ISA Slave Standard cycle
ALE# asserted to IOCHRDY# negated
37a
Memory access to 16-bit ISA Slave - 4 BCLK
37b
Memory access to 8-bit ISA Slave - 7 BCLK
37c
I/O access to 16-bit ISA Slave - 4 BCLK
37d
I/O access to 8-bit ISA Slave - 7 BCLK
ALE# asserted to read data valid
38b
Memory access to 16-bit ISA Slave Standard Cycle
38e
Memory access to 8-bit ISA Slave Standard Cycle
38h
I/O access to 16-bit ISA Slave Standard Cycle
38l
I/O access to 8-bit ISA Slave Standard Cycle
Note: The signal numbering refers to
Table 4-7
19T
19T
Cycles
Cycles
25
10T
10T
Cycles
Cycles
25
10T
10T
10T
Cycles
Cycles
Cycles
25
10T
10T
Cycles
Cycles
26
12T
12T
Cycles
Cycles
26
12T
12T
Cycles
Cycles
26
12T
12T
Cycles
Cycles
28
3T
3T
Cycles
Cycles
28
3T
1T
1T
1T
Cycles
Cycles
Cycles
Cycles
29a
29b
29c
33
8T
14T
Cycles
Cycles
34
8T
14T
Cycles
Cycles
37
6T
12T
6T
12T
Cycles
Cycles
Cycles
Cycles
38
4T
10T
4T
10T
Cycles
Cycles
Cycles
Cycles
Table 4-11. ISA Bus AC Timing
Name
Parameter
Min
Max
Units
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STPCELITE | X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1EDBI | X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1EEBC | X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1EEBI | X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1HEBC | X86 Core General Purpose PC Compatible System - on - Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STPCE1HEBC | 功能描述:微處理器 - MPU 133MHz x86 SoC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線(xiàn)寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| STPCE1HEBI | 功能描述:微處理器 - MPU 133MHz x86 SoC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線(xiàn)寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| STPCELITE | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip |
| STPCH0.5MBBL | 制造商:Panduit Corp 功能描述:TX5E SHIELDED PATCH CORD 制造商:Panduit Corp 功能描述:COPPER PATCH CORD, CAT 5E, INTL GRAY F/U |
| STPCH0.5MBBU | 制造商:Panduit Corp 功能描述:TX5E SHIELDED PATCH CORD 制造商:Panduit Corp 功能描述:COPPER PATCH CORD, CAT 5E, INTL GRAY F/U |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。