參數(shù)資料
型號: STPCE1EDBI
廠商: 意法半導體
英文描述: X86 Core General Purpose PC Compatible System - on - Chip
中文描述: x86內(nèi)核兼容的通用計算機系統(tǒng)-關于-芯片
文件頁數(shù): 33/87頁
文件大小: 1356K
代理商: STPCE1EDBI
ELECTRICAL SPECIFICATIONS
Release 1.3 - January 29, 2002
33/87
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
4. ELECTRICAL SPECIFICATIONS
4.1. INTRODUCTION
The electrical specifications in this chapter are
valid for the STPC Elite.
4.2. ELECTRICAL CONNECTIONS
4.2.1.
DECOUPLING
POWER/GROUND
CONNECTIONS/
Due to the high frequency of operation of the
STPC Elite, it is necessary to install and test this
device using standard high frequency techniques.
The high clock frequencies used in the STPC Elite
and its output buffer circuits can cause transient
power surges when several output buffers switch
output levels simultaneously. These effects can
be minimized by filtering the DC power leads with
low-inductance decoupling capacitors, using low
impedance wiring, and by utilizing all of the VSS
and VDD pins.
4.2.2. UNUSED INPUT PINS
No unused input pin should be left unconnected
unless they have an integrated pull-up or pull-
down. Connect active-low inputs to VDD through a
20 k
(±10%) pull-up resistor and active-high
inputs to VSS. For bi-directionnal active-high
inputs, connect to VSS through a 20 k
(±10%)
pull-up resistor to prevent spurious operation.
4.2.3. RESERVED DESIGNATED PINS
Pins designated as reserved should be left dis-
connected. Connecting a reserved pin to a pull-up
resistor, pull-down resistor, or an active signal
could cause unexpected results and possible
circuit malfunctions.
4.3. ABSOLUTE MAXIMUM RATINGS
The following table lists the absolute maximum
ratings for the STPC Elite device. Stresses
beyond those listed under
Table 4-1
limits may
cause permanent damage to the device. These
are stress ratings only and do not imply that
operation under any conditions other than those
specified in section "Operating Conditions".
Exposure to conditions beyond those outlined in
Table 4-1
may (1) reduce device reliability and (2)
result in premature failure even when there is no
immediately apparent sign of failure. Prolonged
exposure to conditions at or near the absolute
maximum ratings (
Table 4-1
) may also result in
reduced useful life and reliability.
4.3.1. 5V TOLERANCE
The STPC is capable of running with I/O systems
that operate at 5 V such as PCI and ISA devices.
Certain pins of the STPC tolerate inputs up to
5.5 V. Above this limit the component is likely to
sustain permanent damage.
Note 1:
The figures specified apply to an STPC device
that is soldered to a board, as detailed in the Design
Guidelines Section, for Commercial and Industrial tem-
perature ranges.
Table 4-1. Absolute Maximum Ratings
Symbol
V
DDx
V
CORE
V
I
, V
O
V
5T
V
ESD
T
STG
Parameter
Minimum
-0.3
-0.3
-0.3
-0.3
-
-40
0
-40
-
Maximum
4.0
2.7
V
DD
+ 0.3
5.5
2000
+150
+70
+85
4.8
Units
V
V
V
V
V
°C
°C
°C
W
DC Supply Voltage
DC Supply Voltage for Core
Digital Input and Output Voltage
5Volt Tolerance
ESD Capacity (Human body mode)
Storage Temperature
T
OPER
Operating Temperature (Note 1)
P
TOT
Maximum Power Dissipation (package)
相關PDF資料
PDF描述
STPCE1EEBC X86 Core General Purpose PC Compatible System - on - Chip
STPCE1EEBI X86 Core General Purpose PC Compatible System - on - Chip
STPCE1HEBC X86 Core General Purpose PC Compatible System - on - Chip
STPCE1HEBI X86 Core General Purpose PC Compatible System - on - Chip
STPCE1HDBC X86 Core General Purpose PC Compatible System - on - Chip
相關代理商/技術參數(shù)
參數(shù)描述
STPCE1EEBC 制造商:STMicroelectronics 功能描述:X86 CORE PC COMPATIBLE INFORMATION APPLIANCE SYSTEM-ON-CHIP - Bulk
STPCE1EEBI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip
STPCE1HDBC 制造商:STMicroelectronics 功能描述:X86 GENERAL PURPOSE CONTROLLER - Bulk
STPCE1HDBI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip
STPCE1HDC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor