- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381118 > STPCE1EDBI (意法半導(dǎo)體) X86 Core General Purpose PC Compatible System - on - Chip PDF資料下載
參數(shù)資料
| 型號： | STPCE1EDBI |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | X86 Core General Purpose PC Compatible System - on - Chip |
| 中文描述： | x86內(nèi)核兼容的通用計算機(jī)系統(tǒng)-關(guān)于-芯片 |
| 文件頁數(shù)： | 12/87頁 |
| 文件大小： | 1356K |
| 代理商： | STPCE1EDBI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁
PIN DESCRIPTION
12/87
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
Release 1.3 - January 29, 2002
Table 2-2. Definition of Signal Pins
Signal Name
Dir
Buffer Type
2
Description
Qty
BASIC CLOCKS AND RESETS
SYSRSETI#
SYSRSTO#
I
SCHMITT_FT
BD8STRP_FT
System Power Good Input
System Reset Output
14.3 MHz Crystal Input - External
Oscillator Input
14.3 MHz Crystal Output
Host Clock (Test)
General Purpose Clock
Power Supply for PLL Clocks
1
1
O
XTALI
I
ANA
1
XTALO
HCLK
GP_CLK
V
DD
_xxx_PLL
1
I/O
I/O
O
OSCI13B
BD4STRP_FT
BT8TRP_TC
1
1
1
MEMORY INTERFACE
MCLKI
MCLKO
CS#[1:0]
I
TLCHT_TC
BT8TRP_TC
BD8STRP_TC
Memory Clock Input
Memory Clock Output
DIMM Chip Select
DIMM Chip Select/ Memory Address/
Bank Address
1
1
2
O
O
CS#[3]/MA[13]/BA[1]
O
BD16STARUQP_TC
1
CS#[2]/MA[12]
MA[10:0]
MD[48:10], [7:2]
MD[63:49], [9:8], [1:0]
RAS#[1:0]
CAS#[1:0]
MWE#
DQM[7:0]
O
O
I/O
I/O
O
O
O
O
BD16STARUQP_TC DIMM Chip Select/ Bank Address
BD16STARUQP_TC Memory Row & Column Address
BD8TRP_TC
Memory Data
BD8STRUP_FT
Memory Data
BD16STARUQP_TC Row Address Strobe
BD16STARUQP_TC Column Address Strobe
BD16STARUQP_TC Write Enable
BD8STRP_TC
Data Input/Output Mask
1
12
45
19
2
2
1
8
PCI INTERFACE
PCI_CLKI
I
TLCHT_FT
33 MHz PCI Input Clock
33 MHz PCI Output Clock (from internal
PLL)
PCI Address / Data
Bus Commands / Byte Enables
Cycle Frame
Initiator Ready
Target Ready
PCI Lock
Device Select
Stop Transaction
Parity Signal Transactions
System Error
PCI Request
PCI Grant
PCI Interrupt Request
1
PCI_CLKO
O
BT8TRP_TC
1
AD[31:0]
CBE[3:0]
FRAME#
IRDY#
TRDY#
LOCK#
DEVSEL#
STOP#
PAR
SERR#
PCI_REQ#[2:0]
PCI_GNT#[2:0]
PCI_INT[3:0]
I/O
I/O
I/O
I/O
I/O
I
I/O
I/O
I/O
O
I
O
I
BD8PCIARP_FT
BD8PCIARP_FT
BD8PCIARP_FT
BD8PCIARP_FT
BD8PCIARP_FT
TLCHT_FT
BD8PCIARP_FT
BD8PCIARP_FT
BD8PCIARP_FT
BD8PCIARP_FT
BD8PCIARP_FT
BD8PCIARP_FT
BD4STRUP_FT
32
4
1
1
1
1
1
1
1
1
3
3
4
ISA CONTROL
Note
1
: These pins must be connected to the 2.5 V
power supply. They
must not
be connected to the 3.3V supply.
Note
2
: See
Table 2-3
for buffer type descriptions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STPCE1EEBC | X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1EEBI | X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1HEBC | X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1HEBI | X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1HDBC | X86 Core General Purpose PC Compatible System - on - Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STPCE1EEBC | 制造商:STMicroelectronics 功能描述:X86 CORE PC COMPATIBLE INFORMATION APPLIANCE SYSTEM-ON-CHIP - Bulk |
| STPCE1EEBI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1HDBC | 制造商:STMicroelectronics 功能描述:X86 GENERAL PURPOSE CONTROLLER - Bulk |
| STPCE1HDBI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1HDC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。