參數(shù)資料
型號(hào)： STPCC0166BTI3
廠商： STMICROELECTRONICS
元件分類： 外設(shè)及接口
英文描述： MULTIFUNCTION PERIPHERAL, PBGA388
封裝： PLASTIC, BGA-388
文件頁(yè)數(shù)： 8/71頁(yè)
文件大?。?/td> 1238K
代理商： STPCC0166BTI3
Obsolete
Product(s)
- Obsolete
Product(s)
PIN DESCRIPTION
16/71
Issue 2.4 - November 8, 2001
LA[22]/SCS1# Unlatched Address (ISA)/Second-
ary Chip Select (IDE)
This pin has two functions, depending on whether
the ISA bus is active or the IDE bus is active.
When the ISA bus is active, this pins is ISA Bus
unlatched address bit 22 for 16-bit devices. When
ISA bus is accessed by any cycle initiated from
PCI bus, this pin is in output mode. When an ISA
bus master owns the bus, this pins is in input
mode.
When the IDE bus is active, this signals is used as
the active high secondary slave IDE chip select
signal. This signal is to be externally ANDed with
the ISAOE# signal before driving the IDE devices
to guarantee it is active only when ISA bus is idle.
LA[21]/PCS3# Unlatched Address (ISA)/Primary
Chip Select (IDE). This pin has two functions, de-
pending on whether the ISA bus is active or the
IDE bus is active.
When the ISA bus is active, this pins is ISA Bus
unlatched address bit 21 for 16-bit devices. When
ISA bus is accessed by any cycle initiated from
PCI bus, this pin is in output mode. When an ISA-
bus master owns the bus, this pins is in input
mode.
When the IDE bus is active, this signals is used as
the active high primary slave IDE chip select sig-
nal. This signal is to be externally NANDed with
the ISAOE# signal before driving the IDE devices
to guarantee it is active only when ISA bus is idle.
LA[20]/PCS1# Unlatched Address (ISA)/Primary
Chip Select (IDE). This pin has two functions, de-
pending on whether the ISA bus is active or the
IDE bus is active.
When the ISA bus is active, this pins is ISA Bus
unlatched address bit 20 for 16-bit devices. When
ISA bus is accessed by any cycle initiated from
PCI bus, this pin is in output mode. When an ISA
bus master owns the bus, this pins is in input
mode.
When the IDE bus is active, this signals is used as
the active high primary slave IDE chip select sig-
nal. This signal is to be externally NANDed with
the ISAOE# signal before driving the IDE devices
to guarantee it is active only when ISA bus is idle.
LA[19:17]/DA[2:0] Unlatched Address (ISA)/Ad-
dress (IDE). These pins are multi-function pins.
They are used as the ISA bus unlatched address
bits [19:17] for ISA bus or the three address bits
for the IDE bus devices.
When used by the ISA bus, these pins are ISA
Bus unlatched address bits 19-17 on 16-bit devic-
es. When ISA bus is accessed by any cycle initiat-
ed from the PCI bus, these pins are in output
mode. When an ISA bus master owns the bus,
these pins are tristated.
For IDE devices, these signals are used as the
DA[2:0] and are connected to DA[2:0] of IDE de-
vices directly or through a buffer. If the toggling of
signals are to be masked during ISA bus cycles,
they can be externally ORed before being con-
nected to the IDE devices.
SA[19:8]/DD[11:0] Unlatched Address (ISA)/Data
Bus (IDE). These are multifunction pins. When the
ISA bus is active, they are used as the ISA bus
system address bits 19-8. When the IDE bus is ac-
tive, they serve as IDE signals DD[11:0].
These pins are used as an input when an ISA bus
master owns the bus and are outputs at all other
times.
IDE devices are connected to SA[19:8] directlyand
ISA bus is connected to these pins through two
LS245 transceivers. The OE of the transceivers
are connected to ISAOE# and DIR is connected to
MASTER#. A bus signals of the transceivers are
connected to CPC and IDE DD bus and B bus sig-
nals are connected to ISA SA bus.
DD[15:12] Databus (IDE). The high 4 bits of the
IDE databus are combined with several of the X-
bus lines. Refer to the following section for X-bus
pins for further information.
SA[7:0] ISA Bus address bits [7:0]. These are the
8 low bits of the system address bus of ISA on 8-
bit slot. These pins are used as an input when an
ISA bus master owns the bus and are outputs at
all other times.
SD[15:0] I/O Data Bus (ISA). These pins are the
external databus to the ISA bus.
相關(guān)PDF資料
PDF描述
STPCC0310BTC3 MULTIFUNCTION PERIPHERAL, PBGA388
STPCC0390BTC3 MULTIFUNCTION PERIPHERAL, PBGA388
STPCD0110BTC3 32-BIT, 100 MHz, MICROPROCESSOR, PBGA388
STPCD0112BTC3 32-BIT, 120 MHz, MICROPROCESSOR, PBGA388
STPCI2EEYC MULTIFUNCTION PERIPHERAL, PBGA516
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STPCC0175BTC3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
STPCC0180BTC3 功能描述:微處理器 - MPU 80MHz x86 Embedded RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
STPCC0180BTI3 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PC Compatible Embeded Microprocessor
STPCC03 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STPC CONSUMER-S DATASHEET/ PC COMPATIBLE EMBEDDED MICROPROCESSOR
STPCC0310BTC3 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PC Compatible Embeded Microprocessor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*