- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380763 > STE2004S (意法半導(dǎo)體) M16C; M16C/60 Series; Microcontroller; Bit Size: 32/16-bit CISC; ROM: 320K; RAM: 31K; ROM Type: Mask ROM; CPU: M16C/60 core; Minimum Instruction Execution Time (ns): 41.7 (@24MHz); Operating Frequency / Supply Voltage: 24MHz/3.0 to 5.5V, 10MHz/2.7 to 5.5V; Operating Ambient Temperature (°C): -20 to 85, -40 to 85; Package Code: PLQP0128KB-A (128P6Q-A) PDF資料下載
參數(shù)資料
| 型號： | STE2004S |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | M16C; M16C/60 Series; Microcontroller; Bit Size: 32/16-bit CISC; ROM: 320K; RAM: 31K; ROM Type: Mask ROM; CPU: M16C/60 core; Minimum Instruction Execution Time (ns): 41.7 (@24MHz); Operating Frequency / Supply Voltage: 24MHz/3.0 to 5.5V, 10MHz/2.7 to 5.5V; Operating Ambient Temperature (°C): -20 to 85, -40 to 85; Package Code: PLQP0128KB-A (128P6Q-A) |
| 中文描述： | 102 × 65的單芯片LCD控制器/驅(qū)動器 |
| 文件頁數(shù)： | 52/79頁 |
| 文件大?。?/td> | 1123K |
| 代理商： | STE2004S |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當(dāng)前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁
Instruction set
STE2004S
52/79
If the DIR bit is set to a logic 0, the offset register is increased by one and the raster is
scrolled from top down. If the DIR bit is set to a logic 1, the offset register is decreased by
one and the raster is scrolled from bottom-up.
Table 23. Scrolling function
5.6
Dual partial display
If the PE bit is set to a logic one the dual partial display mode is enabled. There are eight
partial display modes available. The offset of the two partial display zones is row by row
programmable. The icon row is accessed last in each partial display frame.
Two sets of register for the HV-generator parameters are provided (PRS[1:0], Vop[6:0],
BS[2:0], CP[2:0]), allowing normal mode and partial display mode to be switched using one
instruction. The HV generator is automatically reconfigured using the parameters related to
the enabled mode. The parameters of the two sets of registers with the same function are
located in the same position of the instruction set. The registers related to the normal mode
are accessible when normal mode (PE=0) is selected, the others are accessible when the
partial display mode is enabled (PE=1). To setup the PRS[1:0], Vop[6:0], BS[2:0], CP[2:0]
values, follow the instruction flow proposed in
Figure 54.
To setup partial display sectors
start qddress and partial display mode no particular instruction flow has to be followed.
Figure 53.
Dual partial display enabling instruction flow
MUX Rate
Icon mode
Description
Icon row driver with MY=0
MUX 33
1
Icon row not scrooled
R48
MUX 33
0
33 line graphic matrix
R48
MUX 49
1
Icon row not scrooled
R56
MUX 49
0
49 line graphic matrix
R56
MUX 65
1
Icon row not scrooled
R64
MUX 65
0
65 line graphic matrix
R64
ENABLE DUAL PARTIAL DISPLAY
END OF ENABLING DUAL PARTIAL DISPLAY
SET PE=1
OPTIONAL1
SET 1st Sector Start Address
SET 2nd Sector Start Address
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STE2004SDIE2 | 102 x 65 single-chip LCD controller/driver |
| STE2130S | 240RGB x 320 single chip true 262K color controller/driver |
| STE26NA90 | N-Channel 900V-0.25Ω-26A-ISOTOP Fast Power MOSFET(N溝道快速功率MOSFET) |
| STE36N50 | N-CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR IN ISOTOP PACKAGE |
| STE38NB50 | N-Channel 500V-0.11Ω-38A- ISOTOP PowerMESHTM MOSFET(N溝道MOSFET) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STE2004SDIE2 | 制造商:STMicroelectronics 功能描述: |
| STE2007 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:96 x 68 Single-chip LCD controller/driver |
| STE2007_06 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:96 x 68 Single-chip LCD controller/driver |
| STE2007DIE2 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:96 x 68 Single-chip LCD controller/driver |
| STE200GRL | 制造商:Thomas & Betts 功能描述:Fittings Locknut 2inch Female |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。