參數資料
型號: STE2004S
廠商: 意法半導體
英文描述: M16C; M16C/60 Series; Microcontroller; Bit Size: 32/16-bit CISC; ROM: 320K; RAM: 31K; ROM Type: Mask ROM; CPU: M16C/60 core; Minimum Instruction Execution Time (ns): 41.7 (@24MHz); Operating Frequency / Supply Voltage: 24MHz/3.0 to 5.5V, 10MHz/2.7 to 5.5V; Operating Ambient Temperature (°C): -20 to 85, -40 to 85; Package Code: PLQP0128KB-A (128P6Q-A)
中文描述: 102 × 65的單芯片LCD控制器/驅動器
文件頁數: 33/79頁
文件大小: 1123K
代理商: STE2004S
STE2004S
Bus interfaces
33/79
Figure 32.
Acknowledgment on the
I
2
C-bus
4.1.1
Communication protocol
The STE2004S is an I
2
C slave. The access to the device is bi-directional as data write and
status read are allowed.
The STE2004S has four device addresses. All have the first 5 bits (01111) in common. The
two least significant bit of the slave address are set by connecting the SA0 and SA1 inputs
to a logic 0 or logic 1.
To start the communication between the bus master and the slave LCD driver, the master
must initiate a START condition. Following this, the master sends an 8-bit byte, on the SDA
bus line (most significant bit first). This consists of the 7-bit device select code, and the 1-bit
read/write designator (R/W).
All slaves with the corresponding address acknowledge in parallel, while the rest ignore the
I
2
C-bus transfer.
Writing mode
When the R/W bit is set to logic 0, the STE2004S is set to be a receiver. After the slaves
acknowledge, one or more command word follows to define the status of the device.
A command word is composed of three bytes. The first is a control byte which defines the
Co and D/C values, the second and third are data bytes. The Co bit is the command MSB
and defines whether this command is followed by two data bytes and and another command
word, or if a stream of data follows (Co = 1 Command word, Co = 0 Stream of data). The
D/C bit defines whether the data byte is a command or RAM data (D/C = 1 RAM Data, D/C
= 0 Command).
If Co =1 and D/C = 0, the incoming data byte is decoded as a command, and if Co =1 and
D/C =1, the following data byte is stored in the data RAM at the location specified by the
data pointer.
Every byte of a command word must be acknowledged by all addressed units.
After the last control byte, if D/C is set to a logic 1, the incoming data bytes are stored inside
the STE2004S display RAM starting at the address specified by the data pointer. The data
pointer is automatically updated after every byte written and in the end points to the last
RAM location written.
Every byte must be acknowledged by all addressed units.
START
CLOCK PULSE FOR
ACKNOWLEDGEMENT
DATA OUTPUT
BY RECEIVER
SCLK FROM
MASTER
DATA OUTPUT
BY TRANSMITTER
LR0070
1
MSB
LSB
2
8
9
相關PDF資料
PDF描述
STE2004SDIE2 102 x 65 single-chip LCD controller/driver
STE2130S 240RGB x 320 single chip true 262K color controller/driver
STE26NA90 N-Channel 900V-0.25Ω-26A-ISOTOP Fast Power MOSFET(N溝道快速功率MOSFET)
STE36N50 N-CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR IN ISOTOP PACKAGE
STE38NB50 N-Channel 500V-0.11Ω-38A- ISOTOP PowerMESHTM MOSFET(N溝道MOSFET)
相關代理商/技術參數
參數描述
STE2004SDIE2 制造商:STMicroelectronics 功能描述:
STE2007 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:96 x 68 Single-chip LCD controller/driver
STE2007_06 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:96 x 68 Single-chip LCD controller/driver
STE2007DIE2 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:96 x 68 Single-chip LCD controller/driver
STE200GRL 制造商:Thomas & Betts 功能描述:Fittings Locknut 2inch Female