- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄380763 > STE2004S (意法半導(dǎo)體) M16C; M16C/60 Series; Microcontroller; Bit Size: 32/16-bit CISC; ROM: 320K; RAM: 31K; ROM Type: Mask ROM; CPU: M16C/60 core; Minimum Instruction Execution Time (ns): 41.7 (@24MHz); Operating Frequency / Supply Voltage: 24MHz/3.0 to 5.5V, 10MHz/2.7 to 5.5V; Operating Ambient Temperature (°C): -20 to 85, -40 to 85; Package Code: PLQP0128KB-A (128P6Q-A) PDF資料下載
參數(shù)資料
| 型號(hào)： | STE2004S |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | M16C; M16C/60 Series; Microcontroller; Bit Size: 32/16-bit CISC; ROM: 320K; RAM: 31K; ROM Type: Mask ROM; CPU: M16C/60 core; Minimum Instruction Execution Time (ns): 41.7 (@24MHz); Operating Frequency / Supply Voltage: 24MHz/3.0 to 5.5V, 10MHz/2.7 to 5.5V; Operating Ambient Temperature (°C): -20 to 85, -40 to 85; Package Code: PLQP0128KB-A (128P6Q-A) |
| 中文描述： | 102 × 65的單芯片LCD控制器/驅(qū)動(dòng)器 |
| 文件頁(yè)數(shù)： | 42/79頁(yè) |
| 文件大?。?/td> | 1123K |
| 代理商： | STE2004S |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)當(dāng)前第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)
Bus interfaces
STE2004S
42/79
Figure 48.
68000-series parallel interface protocol in reading mode (several bytes)
4.3.2
8080-series parallel interface
If CS is low after the positive edge of RES, the 8080 parallel interface is ready to receive or
transmit data. While CS pin is high the 8080 parallel interface is kept in reset.
Write mode
Data are latched on WR rising edge.
Read mode
Data is output on the D0-D7 bus on the RD rising edge. The data bus is set in high impedance
mode when RD is set to logic 1.
The I2C address or status byte is output on D0-D7 bus, accordingly to R bit value.
Figure 49.
8080-series parallel bus protocol - one byte transmission
D/C
CS
D0
to
D7
E
R/W
LR0046
Note 1) Data Bus is configured in high impedence mode after evry RD rising edge
2) Always the same data is output on D0-D7
D/C
CS
D0
to
D7
WR
RD
LR0083
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STE2004SDIE2 | 102 x 65 single-chip LCD controller/driver |
| STE2130S | 240RGB x 320 single chip true 262K color controller/driver |
| STE26NA90 | N-Channel 900V-0.25Ω-26A-ISOTOP Fast Power MOSFET(N溝道快速功率MOSFET) |
| STE36N50 | N-CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR IN ISOTOP PACKAGE |
| STE38NB50 | N-Channel 500V-0.11Ω-38A- ISOTOP PowerMESHTM MOSFET(N溝道MOSFET) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STE2004SDIE2 | 制造商:STMicroelectronics 功能描述: |
| STE2007 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:96 x 68 Single-chip LCD controller/driver |
| STE2007_06 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:96 x 68 Single-chip LCD controller/driver |
| STE2007DIE2 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:96 x 68 Single-chip LCD controller/driver |
| STE200GRL | 制造商:Thomas & Betts 功能描述:Fittings Locknut 2inch Female |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。