參數(shù)資料
型號： STE2004S
廠商： 意法半導(dǎo)體
英文描述： M16C; M16C/60 Series; Microcontroller; Bit Size: 32/16-bit CISC; ROM: 320K; RAM: 31K; ROM Type: Mask ROM; CPU: M16C/60 core; Minimum Instruction Execution Time (ns): 41.7 (@24MHz); Operating Frequency / Supply Voltage: 24MHz/3.0 to 5.5V, 10MHz/2.7 to 5.5V; Operating Ambient Temperature (°C): -20 to 85, -40 to 85; Package Code: PLQP0128KB-A (128P6Q-A)
中文描述： 102 × 65的單芯片LCD控制器/驅(qū)動器
文件頁數(shù)： 34/79頁
文件大?。?/td> 1123K
代理商： STE2004S
Bus interfaces
STE2004S
34/79
Reading mode
If the R/W bit is set to logic 1 the chip outputs data immediately after the slave address. If
the D/C bit during the last write access is set to a logic 0, the byte read is the status byte.
Figure 33.
Communication protocol
4.2
Serial interfaces
STE2004S can feature three different serial synchronized interfaces with the host controller. It is
possible to select a 3-lines SPI, a 4-lines SPI or 3-line 9 bits serial interface.
4.2.1
4-lines SPI interface
The STE2004S 4-lines serial interface is a bidirectional link between the display driver and the
application supervisor. It consists of four lines: one/two for data signals (SDIN, SOUT), one for
clock signals (SCLK), one for the peripheral enable (CS) and one for mode selection (SD/C).
The serial interface is active only if the CS line is set to a logic 0. When CS line is high the serial
peripheral power consumption is zero. While CS pin is high the serial interface is kept in reset.
The STE2004S is always a slave on the bus and receives the communication clock on the SCLK
pin from the master.
Information is exchanged byte-wide. During data transfer, the data line is sampled on the positive
SCLK edge.
SD/C line status indicates whether the byte is a command (SD/C =0) or a data (SD/C =1); SD/C
line is read on the eighth SCLK clock pulse during every byte transfer.
If CS stays low after the last bit of a command/data byte, the serial interface expects the MSB of
the next byte at the next SCLK positive edge.
A reset pulse on RES pin interrupts the transmission. No data is written into the data RAM and all
the internal registers are cleared.
If CS is low after the positive edge of RES, the serial interface is ready to receive data.
Throughout SDOUT, the driver I
2
C slave address or the status byte can be read. The command
sequence to read the I
2
C slave address or the status byte is shown in
Figure 34.
,
Figure 35.
,
LR0008
S
S
A 0 A
0 1 1 1 1
0
DRIVER ACK
WRITE MODE
READ MODE
R/W
R/W
SLAVE ADDRESS
Co
DRIVER ACK
COMMAND WORD
CONTROL BYTE
MSB........LSB
Co
LAST
N> 0 BYTE
DRIVER ACK
DRIVER ACK
DRIVER ACK
A
1 DC Control Byte
DATA Byte
A
DC Control Byte
A 0
DATA Byte
A P
S
S
A 1 A
0 1 1 1 1
0
DRIVER ACK
MASTER ACK
P
DRIVER
SLAVE ADDRESS
S
A
0 1 1 1 1
0
R
/
W
CONTROL BYTE
C
o
D
A
S
A
1
S
A
1
S
A
1
H
[1]
H
[0]
H
E
相關(guān)PDF資料
PDF描述
STE2004SDIE2 102 x 65 single-chip LCD controller/driver
STE2130S 240RGB x 320 single chip true 262K color controller/driver
STE26NA90 N-Channel 900V-0.25Ω-26A-ISOTOP Fast Power MOSFET(N溝道快速功率MOSFET)
STE36N50 N-CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR IN ISOTOP PACKAGE
STE38NB50 N-Channel 500V-0.11Ω-38A- ISOTOP PowerMESHTM MOSFET(N溝道MOSFET)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STE2004SDIE2 制造商:STMicroelectronics 功能描述:
STE2007 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:96 x 68 Single-chip LCD controller/driver
STE2007_06 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:96 x 68 Single-chip LCD controller/driver
STE2007DIE2 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:96 x 68 Single-chip LCD controller/driver
STE200GRL 制造商:Thomas & Betts 功能描述:Fittings Locknut 2inch Female
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*