參數(shù)資料
型號(hào): SJA1000
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: Stand-alone CAN controller(單機(jī)CAN控制器)
中文描述: 2 CHANNEL(S), 1M bps, LOCAL AREA NETWORK CONTROLLER, PDIP28
封裝: 0.600 INCH, PLASTIC, DIP-28
文件頁數(shù): 17/68頁
文件大?。?/td> 234K
代理商: SJA1000
2000 Jan 04
17
Philips Semiconductors
Product specification
Stand-alone CAN controller
SJA1000
6.3.6
I
NTERRUPT
R
EGISTER
(IR)
The interrupt register allows the identification of an interrupt source. When one or more bits of this register are set, the
INT pin is activated (LOW). After this register is read by the microcontroller, all bits are reset what results in a floating
level at INT. The interrupt register appears to the microcontroller as a read only memory.
Table 6
Bit interpretation of the interrupt register (IR); CAN address 3
Notes
1.
2.
Reading this bit will always reflect a logic 1.
A wake-up interrupt is also generated if the CPU tries to set go to sleep while the CAN controller is involved in bus
activities or a CAN interrupt is pending.
The overrun interrupt bit (if enabled) and the data overrun status bit are set at the same time.
The receive interrupt bit (if enabled) and the receive buffer status bit are set at the same time.
It should be noted that the receive interrupt bit is cleared upon a read access, even if there is another message
available within the FIFO. The moment the release receive buffer command is given and there is another message
valid within the receive buffer, the receive interrupt is set again (if enabled) with the next t
scl
.
3.
4.
BIT
SYMBOL
WUI
NAME
VALUE
FUNCTION
IR.7
IR.6
IR.5
IR.4
Wake-Up Interrupt;
note 2
1
0
reserved; note 1
reserved; note 1
reserved; note 1
set; this bit is set when the sleep mode is left
reset; this bit is cleared by any read access of the
microcontroller
set; this bit is set on a ‘0-to-1’ transition of the data
overrun status bit, when the data overrun interrupt
enable is set to logic 1 (enabled)
reset; this bit is cleared by any read access of the
microcontroller
set; this bit is set on a change of either the error
status or bus status bits if the error interrupt
enable is set to logic 1 (enabled)
reset; this bit is cleared by any read access of the
microcontroller
set; this bit is set whenever the transmit buffer
status changes from logic 0 to logic 1 (released)
and transmit interrupt enable is set to logic 1
(enabled)
reset; this bit is cleared by any read access of the
microcontroller
set; this bit is set while the receive FIFO is not
empty and the receive interrupt enable bit is set
to logic 1 (enabled)
reset; this bit is cleared by any read access of the
microcontroller
IR.3
DOI
Data Overrun Interrupt;
note 3
1
0
IR.2
EI
Error Interrupt
1
0
IR.1
TI
Transmit Interrupt
1
0
IR.0
RI
Receive Interrupt; note 4
1
0
相關(guān)PDF資料
PDF描述
SJE1349 NPN PLASTIC POWER TRANSISTOR
SK016R SCRs
SK006V SCRs
SK008D Box-shaped pin header, Discrete wire crimping connection, Discrete wire connectors; HRS No: 543-0505-6 00; No. of Positions: 12; Connector Type: Wire; Contact Gender: Female; Contact Spacing (mm): 2; Terminal Pitch (mm): 2; Current Rating(Amps)(Max.): 2; Operating Temperature Range (degrees C): -30 to 85; General Description: Housing; For Discrete wire; Crimping
SK008L SCRs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SJA1000/N1,112 功能描述:網(wǎng)絡(luò)控制器與處理器 IC STAND-ALONE CAN CONTROLLER RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
SJA1000/N1112 制造商:NXP Semiconductors 功能描述:IC CAN CONTROLLER 1000 DIP28
SJA1000N 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Stand-alone CAN controller
SJA1000T 制造商:NXP Semiconductors 功能描述:
SJA1000T/N,112 功能描述:網(wǎng)絡(luò)控制器與處理器 IC STAND ALONE CAN CONTROLLER RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray