
SYSTEM MANAGER
S3C3410X RISC MICROPROCESSOR
4-6
SYSTEM MANAGER & MEMORY CONTROLLER SPECIAL FUNCTION REGISTERS
SYSTEM REGISTER ADDRESS CONFIGURATION REGISTER (SYSCFG)
The SMRs (System Manager Registers) have the SYSCFG (System Register Address Configuration Register),
which determines the start address(base point) of SFR(Special Function Register) files. The SYSCFG contains
the start address of SFR. If the reset value of SYSCFG is fff1h, the SYSCFG is mapped to the address of
07FF0000h. To determine the start address, pick up the SYSCFG[14:4] and take 16-bit shift left. In this case,
SYSCFG[14:4] is 7FFh and (7FFh << 16) is 07FF0000h, which is the start address of SFR.
Register
Offset
Address
R/W
Description
Reset
Value
SYSCFG
0x1000
R/W
Special function register to determine the start address
0xfff1
SYSCFG
Bit
Description
Initial State
ST
[0]
Stall Enable: When set to 1, Stall operation is enabled. The role
of stall option is to insert one cycle wait for the non-sequential
access. Originally, this feature was adopted to take care of the
internal timing issue. So, we are recommending ST=0 to get the
higher performance.
0 = Disable; It is recommended for faster operation
1 = Enable; Insert an internal wait inside the core logic when
non-sequential memory accesses occur.
1
CE
[1]
Cache Enable: When set to 1, internal Cache will be enabled.
When user want to define the internal SRAM, not cache, the
cache should be disabled. If the performance is not critical, user
can have cache disable option to reduce the current
consumption.
0 = Cache disable
1 = Cache enable
0
WE
[2]
Write Buffer Enable: When set to 1, the write buffer operation is
enabled. To get the higher performance, user should enable the
write buffer. The disabling write buffer is for test purpose.
0 = Write buffer operation disable
1 = Write buffer operation enable
0
Reserved
[3]
Reserved
0
SFRSA
[14:4]
SYSCFG Address (SFRs Start Address): To determine the
start address of SFR, this SFRSA field should be 16-bit left
shifted. In other word, the start address of SFR is
(SFRSA << 16).
7ff
CM
[16:15]
Cache Mode: Internal 4KB memory can be configured as 4KB
cache, 2KB Cache/2KB SRAM, or 4KB SRAM.
00 = Half cache enable (2KB cache, 2KB internal SRAM)
01 = Full cache enable (4KB cache)
10 = Disable cache(4KB internal SRAM)
11 = Not used
01