
S3C3410X RISC MICROPROCESSOR
I/O PORTS
7-28
EINTMOD
Bit
Description
Initial State
EINT0
[2:0]
000 = Falling edge triggered
001 = Rising edge triggered
010 = High level interrupt
011 = Low level interrupt
100 = Both edge triggered
000
EINT1
[5:3]
000 = Falling edge triggered
001 = Rising edge triggered
010 = High level interrupt
011 = Low level interrupt
100 = Both edge triggered
000
EINT2
[8:6]
000 = Falling edge triggered
001 = Rising edge triggered
010 = High level interrupt
011 = Low level interrupt
100 = Both edge triggered
000
EINT3
[11:9]
000 = Falling edge triggered
001 = Rising edge triggered
010 = High level interrupt
011 = Low level interrupt
100 = Both edge triggered
000
EINT4
[14:12]
000 = Falling edge triggered
001 = Rising edge triggered
010 = High level interrupt
011 = Low level interrupt
100 = Both edge triggered
000
EINT5
[17:15]
000 = Falling edge triggered
001 = Rising edge triggered
010 = High level interrupt
011 = Low level interrupt
100 = Both edge triggered
000
EINT6
[20:18]
000 = Falling edge triggered
001 = Rising edge triggered
010 = High level interrupt
011 = Low level interrupt
100 = Both edge triggered
000
EINT7
[23:21]
000 = Falling edge triggered
001 = Rising edge triggered
010 = High level interrupt
011 = Low level interrupt
100 = Both edge triggered
000
EINT8
[25:24]
00 = Falling edge triggered
01 = Rising edge triggered
10 = High level interrupt
11 = Low level interrupt
00
EINT9
[27:26]
00 = Falling edge triggered
01 = Rising edge triggered
10 = High level interrupt
11 = Low level interrupt
00
EINT10
[29:28]
00 = Falling edge triggered
01 = Rising edge triggered
10 = High level interrupt
11 = Low level interrupt
00
EINT11
[31:30]
00 = Falling edge triggered
01 = Rising edge triggered
10 = High level interrupt
11 = Low level interrupt
00
NOTES:
1. Because each external interrupt pins has a 200ns noise filter
2. Because EINTPNDx bits are not cleared automatically, you have to clear this bit by writing "0". (Although these bits are
not cleared, the interrupt triggering will operate.)