- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365390 > S29GL064M90TAIR42 (SPANSION LLC) 256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology PDF資料下載
參數(shù)資料
| 型號： | S29GL064M90TAIR42 |
| 廠商： | SPANSION LLC |
| 元件分類： | DRAM |
| 英文描述： | 256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology |
| 中文描述： | 4M X 16 FLASH 3V PROM, 90 ns, PDSO48 |
| 封裝： | MO-142-EC, TSOP-48 |
| 文件頁數(shù)： | 62/116頁 |
| 文件大?。?/td> | 1656K |
| 代理商： | S29GL064M90TAIR42 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當(dāng)前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
60
S29GL-M MirrorBit
TM
Flash Family
S29GL-M_00_B6 October 10, 2006
D a t a S h e e t
Command Definitions
Writing specific address and data commands or sequences into the command register initiates
device operations.
Table 34
and
Table 35
define the valid register command sequences.
Writing
incorrect address and data values or writing them in the improper sequence may place the device
in an unknown state.
A reset command is then required to return the device to reading array data.
All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is
latched on the rising edge of WE# or CE#, whichever happens first. See
AC Characteristics
for
timing diagrams.
Reading Array Data
The device is automatically set to reading array data after device power-up. No commands are
required to retrieve data. The device is ready to read array data after completing an Embedded
Program or Embedded Erase algorithm.
After the device accepts an Erase Suspend command, the device enters the erase-suspend-read
mode, after which the system can read data from any non-erase-suspended sector. After com-
pleting a programming operation in the Erase Suspend mode, the system may once again read
array data with the same exception. See
Erase Suspend/Erase Resume Commands
for more
information.
The system
must
issue the reset command to return the device to the read (or erase-suspend-
read) mode if DQ5 goes high during an active program or erase operation, or if the device is in
the autoselect mode. See the next section, Reset Command, for more information.
See also
Requirements for Reading Array Data
in the Device Bus Operations section for more in-
formation. The Read-Only Operations–
AC Characteristics
provides the read parameters, and
Figure 13
shows the timing diagram.
Reset Command
Writing the reset command resets the device to the read or erase-suspend-read mode. Address
bits are don’t cares for this command.
The reset command may be written between the sequence cycles in an erase command sequence
before erasing begins. This resets the device to the read mode. Once erasure begins, however,
the device ignores reset commands until the operation is complete.
The reset command may be written between the sequence cycles in a program command se-
quence before programming begins. This resets the device to the read mode. If the program
command sequence is written while the device is in the Erase Suspend mode, writing the reset
command returns the device to the erase-suspend-read mode. Once programming begins, how-
ever, the device ignores reset commands until the operation is complete.
The reset command may be written between the sequence cycles in an autoselect command se-
quence. Once in the autoselect mode, the reset command must be written to return to the read
mode. If the device entered the autoselect mode while in the Erase Suspend mode, writing the
reset command returns the device to the erase-suspend-read mode.
If DQ5 goes high during a program or erase operation, writing the reset command returns the
device to the read mode (or erase-suspend-read mode if the device was in Erase Suspend).
Note that if DQ1 goes high during a Write Buffer Programming operation, the system must write
the Write-to-Buffer-Abort Reset command sequence to reset the device for the next operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S29GL064M90TAIR43 | 256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology |
| S29GL064M90TAIR70 | 256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology |
| S29GL064M90TAIR72 | 256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology |
| S29GL064M90TAIR73 | 256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology |
| S29GL064M90TAIR80 | 256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S29GL064M90TAIR60 | 制造商:Spansion 功能描述:Flash Mem Parallel 3.3V 64M-Bit 4M x 16 90ns 48-Pin TSOP Tray |
| S29GL064M90TAIR70 | 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 64M-Bit 4M x 16 90ns 48-Pin TSOP Tray |
| S29GL064M90TFIR20 | 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 64M-Bit 8M x 8/4M x 16 90ns 56-Pin TSOP Tray |
| S29GL064M90TFIR30 | 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 64M-Bit 8M x 8/4M x 16 90ns 48-Pin TSOP Tray |
| S29GL064M90TFIR4 | 制造商:Spansion 功能描述:IC,EEPROM,NOR FLASH,4MX16/8MX8,CMOS,TSSOP,48PIN,PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。