- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225036 > RG82870P2 Controller Miscellaneous - Datasheet Reference PDF資料下載
參數(shù)資料
| 型號(hào)： | RG82870P2 |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項(xiàng)-數(shù)據(jù)表參考 |
| 文件頁(yè)數(shù)： | 93/157頁(yè) |
| 文件大小： | 1407K |
| 代理商： | RG82870P2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)當(dāng)前第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
40
Datasheet
250687-002
R
Bit
Descriptions
31
Configuration Enable (CFGE): When this bit is set to 1, accesses to PCI configuration space are
enabled. If this bit is reset to 0, accesses to PCI configuration space are disabled.
30:24
Reserved (These bits are read only and have a value of 0).
23:16
Bus Number: When the Bus Number is programmed to 00h the target of the Configuration Cycle is a
hub interface agent (MCH-M, ICH3-M, etc.).
The Configuration Cycle is forwarded to hub interface if the Bus Number is programmed to 00h and the
MCH-M is not the target (the device number is >= 2).
If the Bus Number is non-zero and matches the value programmed into the SECONDARY BUS
NUMBER Register of device #1, a Type 0 PCI configuration cycle will be generated on AGP.
If the Bus Number is non-zero, greater than the value in the SECONDARY BUS NUMBER register of
device #1 and less than or equal to the value programmed into the SUBORDINATE BUS NUMBER
Register of device #1 a Type 1 PCI configuration cycle will be generated on AGP.
If the Bus Number is non-zero, and does not fall within the ranges enumerated by device #1’s
SECONDARY BUS NUMBER or SUBORDINATE BUS NUMBER Register, then a hub interface Type 1
Configuration Cycle is generated.
15:11
Device Number: This field selects one agent on the PCI bus selected by the Bus Number. When the
Bus Number field is “00” the MCH-M decodes the Device Number field. The MCH-M is always Device
Number 0 for the Host-hub interface bridge entity and Device Number 1 for the Host-AGP entity.
Therefore, when the Bus Number =0 and the Device Number=0-1 the internal MCH-M devices are
selected.
If the Bus Number is non-zero and matches the value programmed into the SECONDARY BUS
NUMBER Register, a Type 0 PCI configuration cycle will be generated on AGP. The MCH-M will decode
the Device Number field[15:11] and assert the appropriate GAD signal as an IDSEL. For PCI-to-PCI
Bridge translation, one of the 16 IDSELs is generated. When bit [15] = 0 bits [14:11] are decoded to
assert a signal AD[31:16] IDSEL. GAD16 is asserted to access Device #0, GAD17 for Device #1 and so
forth up to Device #15 for which will assert AD31. All device numbers higher than 15 cause a type 0
configuration access with no IDSEL asserted, which will result in a Master Abort reported in the MCH-M’s
“virtual” PCI-PCI bridge registers.
For Bus Numbers resulting in hub interface configuration cycles, the MCH-M propagates the device
number field as A[15:11]. For bus numbers resulting in AGP type 1 configuration cycles, the device
number is propagated as GAD[15:11].
10:8
Function Number: This field is mapped to GAD[10:8] during AGP Configuration cycles and A[10:8]
during hub interface configuration cycles. This allows the configuration registers of a particular function in
a multi-function device to be accessed. The MCH-M ignores configuration cycles to its internal Devices if
the function number is not equal to 0.
7:2
Register Number: This field selects one register within a particular Bus, Device, and Function as
specified by the other fields in the Configuration Address Register. This field is mapped to GAD[7:2]
during AGP Configuration cycles and A[7:2] during hub interface Configuration cycles.
1:0
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RH5RE36AA-T1-FA | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
| RH5RE56AA-T1-FA | 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
| RE5RE36AA-TZ-FC | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3 |
| RE5RE36AC-TZ-FC | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3 |
| RE5RE56AA-TZ-FC | 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RG82870P2 S L675 | 制造商:Intel 功能描述:Interface, Dual-Channel Ddr200 Memory Interface For Up To 3.2 Gb/S Memory Bandwidth |
| RG82870P2 S L6SU | 制造商:Intel 功能描述:INTERFACE, DUAL-CHANNEL DDR200 MEMORY INTERFACE FOR UP TO 3.2 GB/S MEMORY BANDWIDTH |
| RG82870P2 SL6SU | 制造商:Intel 功能描述: |
| RG-8B-96-110V | 制造商:TRUMETER COMPANY INC 功能描述:Power Factor Controller |
| RG-8BS-96-110V | 制造商:TRUMETER COMPANY INC 功能描述:Power Factor Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。