參數(shù)資料
型號: RG82870P2
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項-數(shù)據(jù)表參考
文件頁數(shù): 135/157頁
文件大?。?/td> 1407K
代理商: RG82870P2
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
250687-002
Datasheet
79
R
3.7.33.
TOM – Top of Low Memory Register – Device #0
Address Offset:
C4-C5h
Default Value:
0100h
Access:
Read/Write
Size:
16 bits
This register contains the maximum address below 4 GB that should be treated as a memory access. Note
that this register must be set to a value of 0100h (16 MB) or greater. Usually it will sit below the areas
configured for the hub interface, PCI memory, and the graphics aperture.
Bit
Description
15:4
Top of Low Memory (TOM): This register contains the address that corresponds to bits 31 to 20 of
the maximum DRAM memory address that lies below 4 GB. Configuration software should set this
value to either the maximum amount of memory in the system or to the minimum address allocated
for PCI memory or the graphics aperture, whichever is smaller.
Programming example: 400h = 1 GB. An access to 4000_0000h or above will be considered above
the TOM and therefore not routed to DRAM. It may go to AGP, aperture, or subtractively decode to
Hub Interface.
3:0
Reserved
相關(guān)PDF資料
PDF描述
RH5RE36AA-T1-FA 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3
RH5RE56AA-T1-FA 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3
RE5RE36AA-TZ-FC 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3
RE5RE36AC-TZ-FC 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3
RE5RE56AA-TZ-FC 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RG82870P2 S L675 制造商:Intel 功能描述:Interface, Dual-Channel Ddr200 Memory Interface For Up To 3.2 Gb/S Memory Bandwidth
RG82870P2 S L6SU 制造商:Intel 功能描述:INTERFACE, DUAL-CHANNEL DDR200 MEMORY INTERFACE FOR UP TO 3.2 GB/S MEMORY BANDWIDTH
RG82870P2 SL6SU 制造商:Intel 功能描述:
RG-8B-96-110V 制造商:TRUMETER COMPANY INC 功能描述:Power Factor Controller
RG-8BS-96-110V 制造商:TRUMETER COMPANY INC 功能描述:Power Factor Controller