- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄225036 > RG82845MP Controller Miscellaneous - Datasheet Reference PDF資料下載
參數(shù)資料
| 型號(hào)： | RG82845MP |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項(xiàng)-數(shù)據(jù)表參考 |
| 文件頁(yè)數(shù)： | 7/157頁(yè) |
| 文件大?。?/td> | 1407K |
| 代理商： | RG82845MP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
104
Datasheet
250687-002
R
3.8.24.
DRTMC – DRAM Read Thermal Management Control
Offset:
58h-5Fh
Default:
0000_0000_0000_0000h
Access:
Read/Write/Lock
Size:
64 bits
Bit
Description
63:49
Reserved
48:41
Global DRAM Read Sampling Window (GDRSW): This eight bit value is multiplied by 4*10
5 to
define the length of time in host clocks over which the number of hexwords read from the DRAM is
counted. If the number of hexwords read during this window exceeds the Global Read Hexword
Threshold (GRHT) defined below, then the thermal management mechanism will be invoked.
40:28
Global Read Hexword Threshold (GRHT): The thirteen-bit value held in this field is multiplied by 2
15
to arrive at the number of hexwords that must be written within the Global DRAM Read Sampling
Window(GDRSW) in order to cause the thermal management mechanism to be invoked.
27:22
Read Thermal Management Time (RTMT): This value provides a multiplier between 0 and 63 which
specifies how long thermal management remains in effect as a number of Global DRAM Read
Sampling Windows. For example, if GDRSW is programmed to 1000_0000b and WTT is set to
01_0000b, then thermal management will be performed for 8192*10
5 host clocks (at 100 MHz)
seconds once invoked (128 * 4*10
5 host clocks * 16).
21:15
Read Thermal Management Monitoring Window (RTMMW): The value in this register is padded
with 4 0’s to specify a window of 0-2047 host clocks with 16 clock granularity. While the thermal
management mechanism is invoked, DRAM reads are monitored during this window. If the number of
hexwords read during the window reaches the Write Thermal Management Hexword Maximum, then
read requests are blocked for the remainder of the window.
14:3
Read Thermal Management Hexword Maximum (RTMHM): The Read Thermal Management
Hexword Maximum defines the maximum number of hexwords between 0-4095, which are permitted
to be read to DRAM within one Write Thermal Management Monitoring Window.
2:1
Read Thermal Management Mode (RTMMode):
00
Thermal management via Counters and Hardware Thermal Management_on signal
mechanisms disabled.
01
Hardware Thermal Management_on signal mechanism is enabled. In this mode, as
long as the Thermal Management_on signal is asserted, write thermal management is in
effect based on the settings in RTMW and RTHM. When the Thermal Management_on
signal is de-asserted, read thermal management stops and the counters associated with
the RTMW and RTHM are reset. When the hardware Thermal Management_on signal
mechanism is not enabled, the Thermal Management_on signal has no effects.
10
Counter mechanism controlled through GDRSW and GRHT is enabled. When the
threshold set in GDRSW and GRHT is reached, thermal management start/stop cycles
occur based on the settings in RTMT, RTMMW and RTMHM.
11
Reserved
0
START Read Thermal Management (SRTM): When this bit is set to ‘1’ read thermal management
begins based on the settings in RTMW and RTHM, and remains to be in effect until this bit is reset to
‘0’. When this bit is reset to ‘0’, read thermal management stops and the counters associated with
RTMW and RTHM are reset. Software writes to this bit to start and stop read thermal management.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RG82845MZ | Controller Miscellaneous - Datasheet Reference |
| RG82870P2 | Controller Miscellaneous - Datasheet Reference |
| RH5RE36AA-T1-FA | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
| RH5RE56AA-T1-FA | 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
| RE5RE36AA-TZ-FC | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RG82845MP S L66J | 制造商:Intel 功能描述:Chipset Memory Controller Hub Mobile 593-Pin FCBGA |
| RG82845MZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference |
| RG82845PE S L6H5 | 制造商:Intel 功能描述:CHIPSTGMCH 82845PE HT-PBGA760 |
| RG82845PESL6Q3 | 制造商:Intel 功能描述:Chipsets |
| RG82845-SL5V7 | 制造商:Intel 功能描述:INTEL 845G GRAPHICS AND MEMORY CONTROLLER HUB(GMCH) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。