參數(shù)資料
型號： RG82845MP
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項-數(shù)據(jù)表參考
文件頁數(shù)： 110/157頁
文件大小： 1407K
代理商： RG82845MP
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
56
Datasheet
250687-002
R
3.7.10.
APBASE – Aperture Base Configuration Register – Device #0
Offset:
10-13h
Default:
0000_0008h
Access:
Read/Write, Read Only
Size:
32 bits
The APBASE is a standard PCI Base Address register that is used to set the base of the Graphics
Aperture. The standard PCI Configuration mechanism defines the base address configuration register
such that only a fixed amount of space can be requested (dependent on which bits are hardwired to “0” or
behave as hardwired to “0”). To allow for flexibility (of the aperture), an additional register called
APSIZE is used as a “back-end” register to control which bits of the APBASE will behave as hardwired
to “0”. This register will be programmed by the MCH-M specific BIOS code that will run before any of
the generic configuration software is run.
Note: Bit 9 of the MCH-MCFG register is used to prevent accesses to the aperture range before this register is
initialized by the configuration software and the appropriate translation table structure has been
established in the main memory.
Bit
Description
31:28
Upper Programmable Base Address (R/W). These bits are part of the aperture base set by
configuration software to locate the base address of the graphics aperture. They correspond to bits
[31:28] of the base address in the CPU's address space that will cause a graphics aperture
translation to be inserted into the path of any memory read or write.
Default = 0000
27:22
Middle “Hardwired”/Programmable Base Address: These bits are part of the aperture base set
by configuration software to locate the base address of the graphics aperture. They correspond to
bits [27:4] of the base address in the CPU's address space that will cause a graphics aperture
translation to be inserted into the path of any memory read or write. These bits can behave as
though they were hardwired to "0" if programmed to do so by the APSIZE bits of the APSIZE register.
This will cause configuration software to understand that the granularity of the graphics aperture base
address is either finer or coarser, depending upon the bits set by MCH-M-specific configuration
software in APSIZE.
21:4
Lower “Hardwired”: This forces minimum aperture size selected by this register to be 4MB.
3
Prefetchable (RO). This bit is hardwired to “1” to identify the Graphics Aperture range as
prefetchable as per the PCI Specification for the base address registers.
There are no side effects on reads, the device returns all bytes on reads regardless of the byte
enables, and the MCH-M may merge processor writes into this range without causing errors.
2:1
Type (RO). These bits determine addressing type and they are hardwired to “00” to indicate that
address range defined by the upper bits of this register can be located anywhere in the 32-bit address
space.
0
Memory Space Indicator (RO). Hardwired to “0” to identify aperture range as a memory range.
相關(guān)PDF資料
PDF描述
RG82845MZ Controller Miscellaneous - Datasheet Reference
RG82870P2 Controller Miscellaneous - Datasheet Reference
RH5RE36AA-T1-FA 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3
RH5RE56AA-T1-FA 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3
RE5RE36AA-TZ-FC 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RG82845MP S L66J 制造商:Intel 功能描述:Chipset Memory Controller Hub Mobile 593-Pin FCBGA
RG82845MZ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference
RG82845PE S L6H5 制造商:Intel 功能描述:CHIPSTGMCH 82845PE HT-PBGA760
RG82845PESL6Q3 制造商:Intel 功能描述:Chipsets
RG82845-SL5V7 制造商:Intel 功能描述:INTEL 845G GRAPHICS AND MEMORY CONTROLLER HUB(GMCH)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*