- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄225036 > RG82845MP Controller Miscellaneous - Datasheet Reference PDF資料下載
參數(shù)資料
| 型號(hào)： | RG82845MP |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項(xiàng)-數(shù)據(jù)表參考 |
| 文件頁(yè)數(shù)： | 3/157頁(yè) |
| 文件大?。?/td> | 1407K |
| 代理商： | RG82845MP |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
100
Datasheet
250687-002
R
3.8.21.
BCTRL1 – PCI-PCI Bridge Control Register – Device #1
Address Offset:
3Eh
Default:
00h
Access:
Read Only, Read/Write
Size
8 bits
This register provides extensions to the PCICMD1 register that are specific to PCI-PCI bridges. The
BCTRL provides additional control for the secondary interface (i.e. AGP) as well as some bits that affect
the overall behavior of the “virtual” PCI-PCI bridge embedded within MCH-M, e.g. VGA compatible
address ranges mapping.
Bit
Descriptions
7
Fast Back to Back Enable (FB2BEN): Normally this bit controls whether the bridge will generate
Fast Back to Back cycles to different targets. However, since there is only one target allowed on the
AGP interface, this bit is meaningless. This bit is hardwired to “0”.
6
Secondary Bus Reset (SRESET): MCH-M does not support generation of reset via this bit on the
AGP and therefore this bit is hardwired to “0”. Note that the only way to perform a hard reset of the
AGP bus is via the system reset either initiated by software or hardware via ICH3-M.
5
Master Abort Mode (MAMODE): This bit is hardwired to “0”. This means when acting as a master
on AGP the MCH-M will discard data on writes and return all 1s during reads when a Master Abort
occurs.
4
Reserved
3
VGA Enable (VGAEN1): Controls the routing of host initiated transactions targeting VGA compatible
I/O and memory address ranges. When this bit is set , the MCH-M will forward the following host-
initiated accesses to the AGP bus:
1) memory accesses in the range 0A0000h to 0BFFFFh
2) I/O addresses where A[9:0] are in the ranges 3B0h to 3BBh or 3C0h to 3DFh
(inclusive of ISA address aliases - A[15:10] are not decoded)
When this bit is set, forwarding of these accesses issued by the host is independent of the I/O
address and memory address ranges that are defined by the previously defined base and limit
registers. Forwarding of these accesses is also independent of the settings of bit 2 (ISA Enable) of
this register if this bit is “1”.
If this bit is “0” (default) , then VGA compatible memory and I/O range accesses are not forwarded to
AGP. Instead they are mapped to the hub interface unless they are mapped to AGP via I/O and
memory range registers defined above (IOBASE1, IOLIMIT1, MBASE1, MLIMIT1, PMBASE1,
PMLIMIT1). Please refer to the System Address Map section of this document for further information.
2
ISA Enable (ISAEN): Modifies the response by the MCH-M to an I/O access issued by the host that
targets ISA I/O addresses. This applies only to I/O addresses that are enabled by the IOBASE and
IOLIMIT registers. When this bit is set to 1 MCH-M will not forward to AGP any I/O transactions
addressing the last 768 bytes in each 1-KB block even if the addresses are within the range defined
by the IOBASE and IOLIMIT registers. Instead of going to AGP these cycles will be forwarded to the
hub interface. If this bit is “0” (default) then all addresses defined by the IOBASE and IOLIMIT for
host I/O transactions will be mapped to AGP.
1
Reserved
0
Parity Error Response Enable (PEREN): Controls MCH-M’s response to data phase parity errors on
AGP. G_PERR# is not implemented by the MCH-M. However, when this bit is set to 1, address and
data parity errors detected on AGP are reported via hub interface SERR# messaging mechanism, if
further enabled by SERRE1. If this bit is reset to 0, then address and data parity errors on AGP are
not reported via the MCH-M hub interface SERR# messaging mechanism. Other types of error
conditions can still be signaled via SERR# messaging independent of this bit’s state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RG82845MZ | Controller Miscellaneous - Datasheet Reference |
| RG82870P2 | Controller Miscellaneous - Datasheet Reference |
| RH5RE36AA-T1-FA | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
| RH5RE56AA-T1-FA | 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
| RE5RE36AA-TZ-FC | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RG82845MP S L66J | 制造商:Intel 功能描述:Chipset Memory Controller Hub Mobile 593-Pin FCBGA |
| RG82845MZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference |
| RG82845PE S L6H5 | 制造商:Intel 功能描述:CHIPSTGMCH 82845PE HT-PBGA760 |
| RG82845PESL6Q3 | 制造商:Intel 功能描述:Chipsets |
| RG82845-SL5V7 | 制造商:Intel 功能描述:INTEL 845G GRAPHICS AND MEMORY CONTROLLER HUB(GMCH) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。