
R01UH0218EJ0110 Rev.1.10
Page 128 of 664
Sep 12, 2011
R32C/142 Group and R32C/145 Group
7. Clock Generator
Figure 7.19 State Transition When Using the On-chip Oscillator Clock
Main clock oscillation
On-chip oscillator clock stop
PLL clock oscillation (self-oscillation)
CPU clock: f(PLL) / 12
PLC0 = 01h
PLC1 = 1Fh
CCR = 00011000b
CM05 = 0 CM10 = 0 CM31 = 0
PLL self-oscillation mode (after a reset)
CM31 = 0
Main clock oscillation
On-chip oscillator clock stop
PLL clock oscillation × ((5n+a) / r)
CPU clock : f(PLL) / 12
PLC0 = XXh
PLC1 = 0Xh
CCR = 00011000b
CM05 = 0 CM10 = 0 CM31 = 0
PLC0 = XXh (1)
PLC1 = 0Xh
Main clock oscillation
On-chip oscillator clock oscillation
PLL clock oscillation (self-oscillation)
CPU clock: f(PLL) / 12
PLC0 = 01h
PLC1 = 1Fh
CCR = 00011000b
CM05 = 0 CM10 = 0 CM31 = 1
Main clock oscillation
On-chip oscillator clock oscillation
PLL clock oscillation × ((5n+a) / r)
CPU clock: f(OCO) / 4 / m
PLC0 = XXh
PLC1 = 0Xh
CCR = 10XXXXXXb
CM05 = 0 CM10 = 0 CM31 = 1
BCS = 1
BCS = 0 (2)
Main clock stop
On-chip oscillator clock stop
PLL clock stop
CPU clock: f(OCO) / 4 / m
PLC0 = XXh
PLC1 = 1Xh
CCR = 10XXXXXXb
CM05 = 1 CM10 = 1 CM31 = 1
Low power mode
Main clock oscillation
On-chip oscillator clock oscillation
PLL clock stop
CPU clock: f(OCO) / 4 / m
PLC0 = XXh
PLC1 = 0Xh
CCR = 10XXXXXXb
CM05 = 0 CM10 = 1 CM31 = 1
Low speed mode
CM10 = 0
CM10 = 1
PLL mode
Main clock oscillation
On-chip oscillator clock stop
PLL clock oscillation × ((5n+a) / r)
CPU clock: f(PLL) / b / m
PLC0 = XXh
PLC1 = 0Xh
CCR = 00XXXXXXb
CM05 = 0 CM10 = 0 CM31 = 0
Main clock oscillation
On-chip oscillator clock oscillation
PLL clock oscillation × ((5n+a) / r)
CPU clock: f(PLL) / b / m
PLC0 = XXh
PLC1 = 0Xh
CCR = 00XXXXXXb
CM05 = 0 CM10 = 0 CM31 = 1
Main clock oscillation
On-chip oscillator clock oscillation
PLL clock oscillation × ((5n+a) / r)
CPU clock : f(PLL) / 12
PLC0 = XXh
PLC1 = 0Xh
CCR = 00011000b
CM05 = 0 CM10 = 0 CM31 = 1
CCR = 00XXXXXXb
CM31 = 1
CM05 = 0
SEO = 0
CM05 = 1
SEO = 1
PLL self-oscillation mode
PLC0 = XXh (1)
PLC1 = 0Xh
CM31 = 0
CM31 = 1
CM31 = 0
CM31 = 1
Main clock stop is
detected when CM20 = 1
Main clock stop is
detected when CM20 = 1
Main clock stop is
detected when CM20 = 1
PLL mode
Low speed mode
CCR = 00XXXXXXb
CM10 = 0
CM10 = 1
PLL mode
Main clock stop (damaged)
On-chip oscillator clock stop
PLL clock oscillation (self-oscillation)
CPU clock: f(PLL) / b / m
PLC0 = XXh
PLC1 = 0Xh
CCR = 00XXXXXXb
CM05 = 0 CM10 = 0 CM31 = 0
PLL self-oscillation mode
Main clock stop (damaged)
On-chip oscillator clock oscillation
PLL clock oscillation (self-oscillation)
CPU clock: f(OCO) /4 / m
PLC0 = XXh
PLC1 = 0Xh
CCR = 10XXXXXXb
CM05 = 0 CM10 = 0 CM31 = 1
Main clock stop (damaged)
On-chip oscillator clock oscillation
PLL clock oscillation (self-oscillation)
CPU clock: f(PLL) / b / m
PLC0 = XXh
PLC1 = 0Xh
CCR = 00XXXXXXb
CM05 = 0 CM10 = 0 CM31 = 1
Low speed mode
: Arrows indicate a one-way transition between modes. No transition should be made unless indicated.
BCS: Bit in the CCR register
CM05: Bit in the CM0 register
CM10: Bit in the CM1 register
CM20: Bit in the CM2 register
CM31: Bit in the CM3 register
SEO: Bit in the PLC1 register
PLC0 = XXh: The multiplication ratio of the PLL clock should be set using bits MCV4 to MCV0 and bits SCV2 to SCV0
in the PLC0 register.
PLC1 = 0Xh: The divisor of the reference clock should be set using bits RCV3 to RCV0 in the PLC1 register. The
PLL clock frequency should not exceed the maximum value specified in the electrical characteristics.
CCR = 00XXXXXXb: The divisor of each clock should be set using the CCR register. The CPU clock frequency and
the peripheral bus clock frequency should not exceed the maximum values specified in the
electrical characteristics.
Notes:
1. The PLC0 register can be set only once after a reset.
2. This clock should be switched after the PLL clock oscillation is fully stabilized.
Main clock stop
On-chip oscillator clock stop
PLL clock oscillation (self-oscillation)
CPU clock: f(PLL) / b / m
PLC0 = XXh
PLC1 = 1Xh
CCR = 00XXXXXXb
CM05 = 1 CM10 = 0 CM31 = 0
PLL self-oscillation mode
Main clock stop
On-chip oscillator clock oscillation
PLL clock oscillation (self-oscillation)
CPU clock: f(OCO) /4 / m
PLC0 = XXh
PLC1 = 1Xh
CCR = 10XXXXXXb
CM05 = 1 CM10 = 0 CM31 = 1
Main clock stop
On-chip oscillator clock oscillation
PLL clock oscillation (self-oscillation)
CPU clock: f(PLL) / b / m
PLC0 = XXh
PLC1 = 1Xh
CCR = 00XXXXXXb
CM05 = 1 CM10 = 0 CM31 = 1
CM05 = 1
SEO = 1
CM05 = 1
SEO = 1
BCS = 1
BCS = 0 (2)
CM05 = 1
SEO = 1
Low speed mode
CM31 = 1
CM31 = 0
CM10 = 1
CM10 = 0