
R01UH0218EJ0110 Rev.1.10
Page 175 of 664
Sep 12, 2011
R32C/142 Group and R32C/145 Group
12. DMAC
Note:
1.
DMA transfer does not affect any interrupts.
Table 12.1
DMAC Specifications
Item
Specification
Channels
4
Bus request mode
Cycle-steal mode
Transfer memory spaces
From a given address in a 64-Mbyte space (00000000h to
01FFFFFFh and FE000000h to FFFFFFFFh) to another given
address in the same space
Maximum transfer bytes
64-Mbytes (when 32-bit data is transferred), 32-Mbytes (when 16-bit
data is transferred), 16-Mbytes (when 8-bit data is transferred)
Falling edge or both edges of signals applied to pins
INT0 to INT3
Interrupt requests from timers A0 to A4
Interrupt requests from timers B0 to B5
Transmit/receive interrupt requests from UART0 to UART4
A/D conversion interrupt requests
Intelligent I/O interrupt requests
Serial bus interface interrupt requests
Software trigger
Channel priority
DMA0 > DMA1 > DMA2 > DMA3 (DMA0 has the highest priority)
Transfer sizes
8 bits, 16 bits, or 32 bits
Addressing modes
Incrementing addressing or non-incrementing addressing
Transfer modes Single transfer
Transfer is completed when the DCTi register (i = 0 to 3) becomes
00000000h
Repeat transfer
When the DCTi register becomes 00000000h, the value of the DCRi
register is reloaded into the DCTi register to continue the DMA
transfer
DMA transfer complete interrupt
request generation timing
When the DCTi register changes from 00000001h to 00000000h
DMA transfer
start-up
Single transfer
When a DMA transfer request is generated after the DCTi register is
set to a value other than 00000000h and bits MDi1 and MDi0 in the
DMDi register are set to 01b (single transfer)
Repeat transfer
When a DMA transfer request is generated after the DCTi register is
set to a value other than 00000000h and bits MDi1 and MDi0 are set
to 11b (repeat transfer)
DMA transfer
stop
Single transfer
When bits MDi1 and MDi0 are set to 00b (DMA transfer disabled)
Repeat transfer
When bits MDi1 and MDi0 are set to 00b (DMA transfer disabled)
Reload timing to DCTi, DSAi, or
DDAi register
When the DCTi register changes from 00000001h to 00000000h in
repeat transfer mode
Minimum DMA transfer cycles
3