參數(shù)資料
型號(hào): QT0086302TME
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁(yè)數(shù): 35/62頁(yè)
文件大?。?/td> 268K
代理商: QT0086302TME
82C814
912-3000-047
Revision: 1.0
Page 25
January 08, 1998
OPTi
PCICFG 16h
PCI Secondary Bus Status Register - Byte 0
Default = 00h
Fast back-to-
back capability
on docking
interface PCI
bus (RO):
0 = No (always)
Reserved (RO)
PCICFG 17h
PCI Secondary Bus Status Register - Byte 1
Default = 02h
Parity error
on docking
interface
PCI bus:
0 = No
1 = Yes
Write 1 to clear
Received
system error on
docking inter-
face PCI bus:
0 = No
1 = Yes
Write 1 to clear
Received mas-
ter abort on
docking inter-
face PCI bus
(RO):
0 = No
1 = Yes
Received
target abort on
docking inter-
face PCI bus
(RO):
0 = No
1 = Yes
Signalled
target abort on
docking inter-
face PCI bus:
0 = No
1 = Yes
Write 1 to clear
DEVSEL# timing on docking inter-
face PCI bus (RO):
00 = Fast
01 =Medium (always)
10 = Slow
11 = Reserved
PERR# active
as master on
docking inter-
face PCI bus
(RO):
0 = No
1 = Yes
PCICFG 18h
-
Indicates the number of the PCI bus to which the host interface of the 82C814 chip is connected.
-
Defaults to 0.
-
The logic uses this value to determine whether Type 1 configuration transactions on the docking interface should be converted to Spe-
cial Cycle transactions on the host interface.
Primary PCI Bus Number Register
Default = 00h
PCICFG 19h
-
Indicates the number of the PCI bus to which the docking interface of the 82C814 chip is connected.
-
Defaults to 0.
-
The logic uses this value to determine whether Type 1 configuration transactions on the host interface should be converted to Type 0
transactions on the docking interface.
Secondary PCI Bus Number Register
Default = 00h
PCICFG 1Ah
-
Indicates the number of the highest-numbered PCI bus on the docking interface side.
-
The 82C814 logic uses this value in conjunction with the Secondary Bus Number to determine when to respond to Type 1 configuration
transactions on the host interface and pass them onto the docking interface.
-
Defaults to 0.
Subordinate Bus Number Register
Default = 00h
PCICFG 1Bh
Latency Timer Register
Default = 00h
Indicates the time-out value for the docking interface.
PCICFG 1Ch
Memory Window 0 Base Address Bits:
-
The 32-bit Memory Window 0 Base Address Register selects the start address of one of two possible CardBus memory windows to the
slot interface.
-
Bits [11:0] are read-only and are always 0.
-
The memory windows are globally enabled by bit 04h[1] (Command Register).
-
Prefetching is enabled by bit 3Fh[0] (Bridge Control Register) and defaults to "enabled."
-
The Limit address can be set below the Base address to individually disable a window.
Memory Window 0 Base Address Register - Byte 0: Address Bits [7:0]
Default = 00h
PCICFG 1Dh
Memory Window 0 Base Address Register - Byte 1: Address Bits [15:8]
Default = F0h
PCICFG 1Eh
Memory Window 0 Base Address Register - Byte 2: Address Bits [23:16]
Default = FFh
PCICFG 1Fh
Memory Window 0 Base Address Register - Byte 3: Address Bits [31:24]
Default = FFh
Table 5-1
Base Register Group - PCICFG 00h-4Fh (cont.)
7
6
5
4
3
2
1
0
相關(guān)PDF資料
PDF描述
QT110-D IC-QPROX SENSOR
QT110-S IC-SMD-QPROX SENSOR
QT110 SENSOR ICs
QT110H SENSOR ICs
QT113 CHARGE-TRANSFER TOUCH SENSOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QT0100 制造商:TE Connectivity 功能描述:Industrial Panel Mount Switches and Lights
QT0102 制造商:TE Connectivity 功能描述:
QT0105 制造商:TE Connectivity 功能描述:Industrial Panel Mount Switches and Lights
QT012 制造商:TE Connectivity 功能描述:
QT01201 功能描述:LIGHT PILOT RELIANT'22RECT BLCK RoHS:是 類(lèi)別:光電元件 >> 面板指示器,指示燈 系列:Reliant'22 標(biāo)準(zhǔn)包裝:50 系列:- 透鏡顏色:綠 面板切口尺寸:6.4mm(圓形) 電壓:24V 形狀:圓形 類(lèi)型:LED