
STANDARD PRODUCT
PM8315 TEMUX
DATASHEET
PMC-1981125
ISSUE 7
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
PROPRIETARY AND CONFIDENTIAL
260
13.7 SBI ADD Bus Interface Timing
The SBI ADD bus functional timing for the transfer of tributaries whether T1/E1 or
DS3 is the same as for the SBI DROP bus. The only difference is that the SBI
ADD bus has one additional signal: the SAJUST_REQ output. The
SAJUST_REQ signal is used to by the TEMUX in SBI master timing mode to
provide transmit timing to SBI link layer devices.
Figure 70
- SBI ADD Bus Justification Request Functional Timing
C1
H3
H3
H3
DS-3 #1 DS-3 #2DS-3 #3DS-3 #1
SREFCLK
SC1FP
SADATA[7:0]
SAPL
SAV5
SADP
SAJUST_REQ
Figure 70 illustrates the operation of the SBI ADD Bus, using positive and
negative justification requests as an example. (The responses to the justification
requests would take effect during the next multi-frame.) The negative
justification request occurs on the DS-3#3 tributary when SAJUST_REQ is
asserted high during the H3 octet. The positive justification occurs on the DS-3#2
tributary when SAJUST_REQ is asserted high during the first DS-3#2 octet after
the H3 octet.
13.8 Egress H-MVIP Link Timing
The timing relationship of the common 8M H-MVIP clock, CMV8MCLK, frame
pulse clock, CMVFPC, data, MVED[x], CASED[x] or CCSED, and frame pulse,
CMVFPB, signals of a link configured for 8.192 Mbps H-MVIP operation with a
type 0 frame pulse is shown in Figure 71. The falling edges of each CMVFPC
are aligned to a falling edge of the corresponding CMV8MCLK for 8.192 Mbps H-
MVIP operation. The TEMUX samples CMVFPB low on the falling edge of
CMVFPC and references this point as the start of the next frame. The TEMUX
samples the data provided on MVED[x], CASED[x] and CCSED at the point of
the data bit using the rising edge of CMV8MCLK as indicated for bit 1 (B1) of
time-slot 1 (TS 1) in Figure 71. B1 is the most significant bit and B8 is the least
significant bit of each octet.