
STANDARD PRODUCT
PM8315 TEMUX
DATASHEET
PMC-1981125
ISSUE 7
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
PROPRIETARY AND CONFIDENTIAL
206
Figure 40
- T1/E1 Diagnostic Digital Loopback
T1/E1-FRMR
Framer:
Frame
Alignment,
Alarm
Extraction
ELST
Elastic
Store
ISIF
Ingress
Interface
FRAM
Framer/
Slip Buffer
RAM
ID[1:28]
ICLK[1:28]/ISIG[1:28]
IFP[1:28]
RxCLK[1:28]
RxD[1:28]
TJAT
Digital Jitter
Attenuator
T1-XBAS/E1-TRAN
BasicTransmitter:
Frame Generation,
Alarm Insertion,
Signaling
ti
I
Line Coding
ESIF
Egress
Interface
TRANSMITTER
TxD[1:28]
TxCLK[1:28]
ED[1:28]
CIFP*
CICLK*
CTCLK*
ECLK[1:28]/EFP[1:28]/
ESIG[1:28]
CEFP*
CECLK*
RJAT
Digital Jitter
Attenuator
TOPS
Timing Options
RECEIVER
Diagnostic Loopback
Per-Channel Loopback
The T1/E1 payload may be looped-back on a per-channel basis through the use
of the TPSC. If all channels are looped-back, the result is very similar to Payload
Loopback on other PMC framers. In order for per-channel loopback to operate
correctly, the Ingress Interface must be in Clock Master mode. The LOOP bit
must be set to logic 1 in the TPSC Internal Registers for each channel desired to
be looped back, and the PCCE bit must be set to logic 1 in the TPSC
Configuration register. When all these configurations have been made, the
ingress DS0s or timeslots selected will overwrite their corresponding egress
channels; the remaining egress channels will pass through intact. Note that
because the egress and ingress streams will not be superframe aligned, that any
robbed-bit signaling in the ingress stream may not fall in the correct frame once
looped-back, and that egress robbed-bit signaling will overwrite the looped-back
channel data if signaling insertion is enabled. PRBS generation and detection is
not available in payload loopback mode. The data flow in per-channel loopback
is illustrated in Figure 41.