
STANDARD PRODUCT
PM8315 TEMUX
DATASHEET
PMC-1981125
ISSUE 7
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
PROPRIETARY AND CONFIDENTIAL
124
9.39 Ingress System Interface (ISIF)
The Ingress System Interface (ISIF) block provides system side serial clock and
data access as well as MVIP access for up to 28 T1 or 21 E1 receive streams.
There are several master and slave clock modes for serial clock and data system
side access to the T1 and E1 streams. When enabled for 8.192Mb/s H-MVIP
there are three separate interfaces for data and signaling. The H-MVIP signaling
interfaces can be used in combination with the serial clock and data and SBI
interface in certain applications. Control of the system side interface is global to
TEMUX and is selected through the SYSOPT[2:0] bits in the Global
Configuration register at address 0001H. The system interface options are serial
clock and data, H-MVIP, SBI bus, SBI bus with CAS or CCS H-MVIP and serial
clock and data with CCS H-MVIP.
Three Clock Master modes provide a serial clock and data ingress interface with
clocking provided by TEMUX. The clock master modes are Clock Master: Full
T1/E1, Clock Master : NxChannel, Clock Master: Clear Channel. Two Clock
slave modes provide two serial clock and data ingress interfaces and a H-MVIP
interface. All Clock slave modes accept externally sourced clocking. The clock
slave modes are: Clock Slave: External Signaling or Clock Slave: H-MVIP. The
ingress serial clock and data interface clocking modes are selected via the
IMODE[1:0] bits in the T1/E1 Ingress Serial Interface Mode Select register. Clock
Master: NxChannel and Clock Master: Full T1/E1 use the same IMODE[1:0]
selection and are differentiated by the INXCHAN[1:0] bits in the same ragister as
IMODE[1:0].
Figure 24
- Clock Master: Full T1/E1
ISIF
Ingress
System
Interface
ID[1:28]
IFP[1:28]
ICLK[1:28]
ID[x], IFP[x]
Timed to
ICLK[1:28]
Receive Data[1:28]
Receive CLK[1:28]
FRMR
Framer:
Frame Alignment,
Alarm Extraction
RECEIVER
RJAT
Digital Jitter
Attenuator
FRAM
Framer:
Slip Buffer RAM
In Clock Master: Full T1/E1 mode, the elastic store is bypassed and the ingress
clock (ICLK[x]) is a jitter attenuated version of the 1.544 MHz or 2.048 MHz
receive clock coming from either the M13 multiplex or SONET/SDH demapper.
Jitter attenuation is selectable by the RJATBYP bit in the T1/E1 Receive Options
register. ICLK[x] is pulsed for each bit in the 193 bit T1 or 256 bit E1 frame. The
ingress data appears on ID[x] and the ingress frame alignment is indicated by