PD6710/
’
22
—
ISA-to-PC-Card (PCMCIA) Controllers
70
Datasheet
10.0
Extension Registers
10.1
Misc Control 1
Bit 0
—
5 V Detect (PD6710 only)
This bit is connected to pins VS1 and VS2. Cards that will only operate at 3.3 V will drive this bit
to
‘
0
’
.
Bit 1
—
V
CC
3.3V
This bit determines which output pin is to be used to enable V
CC
power to the socket when card
power is to be applied; it is used in conjunction with bits 5:4 of the
Power Control
register (see
“
Power Control
”
on page 48
).
Bit 2
—
Pulse Management Interrupt
This bit selects Level or Pulse mode operation of the IRQ[XX] or -INTR pin being used for card
status change management interrupts (see
Table 1
). Note that a clock must be present on the
incoming CLK for pulsed interrupts to work.
Register Name:
Misc Control 1
Index:
16h
Register Per:
socket
Register Compatibility Type:
ext.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Inpack
Enable
Scratchpad Bits
Speaker
Enable
Pulse System
IRQ
Pulse
Management
Interrupt
V
CC
3.3V
5 V Detect
(PD6710)
Reserved
1
(PD6722
)
RW:0
RW:00
RW:0
RW:0
RW:0
RW:0
R:X W:0
1. On some versions of the PD6722, this bit can be used to read levels of the A_GPSTB and B_GPSTB pins.
0
3.3 V card detected.
1
Old or 5 V card detected.
0
-VCC_5 activated when card power is to be applied.
1
-VCC_3 activated when card power is to be applied.
0
Card status change management interrupts are passed to the appropriate IRQ[XX] or -INTR pin
as level-sensitive.
1
When a card status change management interrupt occurs, the appropriate IRQ[XX] or -INTR
pin is driven with the pulse train shown in
Figure 11
and allows for interrupt sharing.