參數(shù)資料
型號(hào): PD6710
廠商: Intel Corp.
英文描述: ISA-to-PC-Card (PCMCIA) Controllers
中文描述: ISA -到- PC卡(PCMCIA)的控制器
文件頁(yè)數(shù): 17/138頁(yè)
文件大?。?/td> 723K
代理商: PD6710
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)
ISA-to-PC-Card (PCMCIA) Controllers
PD6710/
22
Datasheet
17
MEMR*
Memory Read
: This input indicates that a
host memory read cycle is occurring.
Connect to ISA signal MEMR*.
83
145
1
I
4
MEMW*
Memory Write
: This input indicates that a
host memory write cycle is occurring.
Connect to ISA signal MEMW*.
82
144
1
I
4
REFRESH*
Refresh
: This input indicates a memory
refresh cycle is occurring and will cause the
PD67XX to ignore memory accesses on the
bus. Connect to ISA signal REFRESH*.
119
180
1
I
4
ALE
Address Latch Enable
: A high on this input
indicates a valid memory address on the
LA[23:17] bus lines. Connect to ISA signal
BALE.
105
166
1
I
4
PWRGOOD
Power Good
: The PD67XX will be reset
when the POWERGOOD input is low.
Connect to the POWERGOOD signal from
the system power supply; or, if not available,
connect to inverted RESETDRV signal from
ISA bus.
141
201
1
I
4
AEN
Address Enable
: This is an input from the
host CPU bus signal that distinguishes
between DMA and non-DMA bus cycles.
This input should be high for a DMA cycle
and will cause the PD67XX to ignore IOR*
and IOW* except when a PD6722 is
configured for DMA and its DREQ (IRQ10)
and DACK* (IRQ9) signals are active.
Connect to ISA signal AEN.
When PD67XX is in Suspend mode (see
Misc Control 2
on page 72
), pull this input
high during system power-down for lowest
power consumption.
126
187
1
I
4
MEMCS16*
Memory Select 16
: This output is an
acknowledge of 16-bit-wide access support
and is generated by the PD67XX when a
valid 16-bit-word-accessible memory
address has been decoded. Connect to ISA
signal MEMCS16*.
99
160
1
O-OD
4
16 mA
IOCS16*
I/O Select 16
: This output is an
acknowledge for 16-bit-wide access support
and is generated by the PD67XX when a
valid 16-bit word accessible I/O address has
been decoded. Connect to ISA signal
IOCS16*.
97
158
1
O-OD
4
16 mA
IOCHRDY
I/O Channel Ready
: This output is driven
low by the PD67XX to lengthen host cycles.
Connect to the ISA bus IOCHRDY signal.
127
188
1
O-TS
4
16 mA
Table 1. ISA Bus Interface Pins
(Sheet 2 of 4)
Pin Name
Description
Pin Number
Qty.
I/O
Pwr.
Drive
PD6710
PD6722
相關(guān)PDF資料
PDF描述
PD7-20-70A Analog IC
PD7-80-70A Analog IC
PD7-40-70A Analog IC
PD700A7 Optoelectronic
PDA2446-B-AP Analog Pigtailed PIN Photodiodes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PD67108AM 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:24-Channel PoE AF and AT DIMM
PD67108MAC-0212 制造商:Microsemi Corporation 功能描述:POE PSE MODULES - Bulk
PD67108MAC-GGGG 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:24-Channel PoE AF and AT DIMM
PD67108MDC-0212 制造商:Microsemi Corporation 功能描述:POE PSE MODULES - Bulk
PD67108MDC-GGGG 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:24-Channel PoE AF and AT DIMM