參數(shù)資料
型號(hào): P95020ZLLG
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 電源管理
英文描述: 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124
封裝: LLGA-124
文件頁(yè)數(shù): 127/137頁(yè)
文件大?。?/td> 3533K
代理商: P95020ZLLG
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)當(dāng)前第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)
P95020 / Preliminary Datasheet
Revision 0.7.10
9
2010 Integrated Device Technology, Inc.
PIN FUNCTIONS BY PIN NUMBER
Table 1
LLG124 Pin Functions by Pin Number (See Figure 2)
MODULE
PIN #
PIN NAME
DESCRIPTION
I/O TYPE
GPIO_TSC
1
GPIO5/INT_OUT
GPIO 5: General Purpose I/O # 5
GPIO
(See Pins
INT_OUT : Interrupt Output
117-124
2
GPIO6/ADC1
GPIO 6: General Purpose I/O # 6
GPIO
also)
ADC1 : Auxiliary Input Channel 2 / X- pin to 4-wire resistive touch-screen
3
GPIO7/ADC3
GPIO 7: General Purpose I/O # 7
GPIO
ADC3 : Auxiliary Input Channel 4 / Y- pin to 4-wire resistive touch-screen
4
GPIO8/ADC2
GPIO 8: General Purpose I/O # 8
GPIO
ADC2 : Auxiliary Input Channel 3 / Y+ pin to 4-wire resistive touch-screen
5
GPIO9/ADC0/MCLK_IN
GPIO 9: General Purpose I/O # 9
GPIO
ADC0 : Auxiliary Input Channel 1 / X+ pin to 4-wire resistive touch-screen
MCLK_IN : Master Clock Input
6
GPIO10
GPIO 10: General Purpose I/O # 10
GPIO
AUDIO
7
MIC_R-
MIC_R-: Analog Microphone Differential Stereo Right Inverting Input
A-I
8
MIC_R+/DMICDAT2
MIC_R+: Analog Microphone Differential Stereo Right Non-Inverting Input
A-I
DMICDAT2: Digital Microphone 2 Data Input
D-I
9
MICBIAS_R/DMICSEL
MICBIAS : Microphone Right Bias
A-O
DMICSEL : Digital Microphone Select (Common to both inputs)
D-O
10
MICBIAS_L/DMICCLK
MICBIAS : Microphone Left Bias
A-O
DMICCLK : Digital Microphone Clock (Common to both inputs)
D-O
11
MIC_L+/DMICDAT1
MIC_L+ : Analog Microphone Differential Stereo Left Non-Inverting Input
A-I
DMICDAT1 : Digital Microphone 1 Data Input
D-I
12
MIC_L-
MIC_L- : Analog Microphone Differential Stereo Left Inverting Input
A-I
13
AFILT2
Microphone ADC Anti-Aliasing Filter Capacitor #2
A-I
14
AFILT1
Microphone ADC Anti-Aliasing Filter Capacitor #1
A-I
15
AGND_MIC
Microphone Ground (Analog Ground)
GND
16
LISLP
Line Input Stereo Left Non-Inverting
A-I
17
LISLM
Line Input Stereo Left Inverting
A-I
18
LISRP
Line Input Stereo Right Non-Inverting
A-I
19
LISRM
Line Input Stereo Right Inverting
A-I
20
LLO_L
Line Level Output, Left
A-O
21
LLO_R
Line Level Output, Right
A-O
22
AVREF
Analog Reference
A-O
23
VDD_AUDIO33
Filter Capacitor for Internal 3.3V AUDIO LDO
A-O
24
ADC_REF
ADC Reference Bypass Capacitor
A-I
25
HP_R
Right Headphone Output
A-O
26
HP_L
Left Headphone Output
A-O
27
AGND
Line Out Ground (Analog Ground)
GND
28
VIRT_GND
Virtual Ground for Cap-Less Output
A-O
LDO
29
LDO_GND
LDO Ground
GND
30
LDO_IN3
Input Voltage to LDOs for AUDIO Power (VDD_AUDIO33 &
VDD_AUDIO18)
AP-I
31
LDO_LP
Always on Low Power LDO Output
(Voltage Programmable to 3.0 V or 3.3 V)
AP-O
32
LDO_050_3
50mA LDO Output #3 (Voltage Range: 0.75-3.7 V)
AP-O
33
LDO_IN2
Input Voltage to LDO_050_0, LDO_050_1, LDO_050_2 & LDO_050_3
AP-I
34
LDO_050_2
50mA LDO Output #2 (Voltage Range: 0.75-3.7 V)
AP-O
35
LDO_050_1
50mA LDO Output #1 (Voltage Range: 0.75-3.7 V)
AP-O
36
LDO_050_0
50mA LDO Output #0 (Voltage Range: 0.75-3.7 V)
Note: This LDO also serves as the internal power source for I2S1, I2S2 and
I2CS. The external function of this pin is not affected but the voltage
register setting for this LDO will also govern the I/O level for I2S1, I2S2 and
I2CS.
AP-O
37
LDO_150_2
150mA LDO Output #2 (Voltage Range: 0.75-3.7 V)
AP-O
38
LDO_IN1
Input Voltage to LDO_150_0, LDO_150_1, & LDO_050_2
AP-I
39
LDO_150_1
150mA LDO Output #1 (Voltage Range: 0.75-3.7 V)
AP-O
40
LDO_150_0
150mA LDO Output #0 (Voltage Range: 0.75-3.7 V)
AP-O
CKGEN
41
32KHZ_OUT2
Buffered 32.768kHz Output #2
D-O
42
CKGEN_GND
PLL Analog Ground
GND
43
32KHZ_CLKIN/XTALIN
32KHZ_CLKIN: External 32.768kHz Clock Input;
A-I
XTALIN : Input Pin when used with an external crystal
相關(guān)PDF資料
PDF描述
P95020ZLLGI 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124
P95020ZNQGI 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC132
P95020ZNQG 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC132
P95020ZLLG8 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124
P95020ZLLGI8 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P95021NQG 功能描述:PMIC 解決方案 Integrates Audio, LED B/Light Pwr Mgt RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel
P95021NQG8 制造商:Integrated Device Technology Inc 功能描述:POWER MANAGEMENT, AUDIO & CONT 制造商:Integrated Device Technology Inc 功能描述:132-VFQFPN - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:Integrates Audio, LED B/Light Pwr Mgt
P950-36I 制造商:Tripp Lite 功能描述:SERIAL ATA II SIGNAL CABLE, 2X7-PIN STRAIGHT CONNECTOR - 39" - Bulk
P9508- 制造商:ROEBUCK 功能描述:ROEBUCK DISH WASHING BRUSH
P9-511121 功能描述:按鈕開(kāi)關(guān) Flush Dome Solder 5A SPST-DB, SPDT-DB RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開(kāi)關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 安裝風(fēng)格: 照明: 照明顏色: IP 等級(jí): 端接類型: 觸點(diǎn)電鍍: 執(zhí)行器: 蓋顏色: 封裝: 可燃性等級(jí):