- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98050 > P95020ZLLG8 (INTEGRATED DEVICE TECHNOLOGY INC) 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124 PDF資料下載
參數(shù)資料
| 型號(hào)： | P95020ZLLG8 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 電源管理 |
| 英文描述： | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124 |
| 封裝： | LLGA-124 |
| 文件頁(yè)數(shù)： | 98/137頁(yè) |
| 文件大小： | 3533K |
| 代理商： | P95020ZLLG8 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)當(dāng)前第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)
P95020 / Preliminary Datasheet
Revision 0.7.10
63
2010 Integrated Device Technology, Inc.
STJITTER
Short Term Jitter (peak-to-peak)
24, 48 MHz Output
200
ps
32 kHz Output
300
ns
tPU
Power-up Time
From minimum VDD_CKGEN18 and
VDD_CKGEN33 to outputs stable to
±1% Note 2
3
ms
From stable crystal 32kHz input to
stable output
300
ms
Notes:
1.
Measured with a 5pF load.
2.
Power-up time for TCXO derived output frequencies only after TCXO has stabilized.
4.3
CKGEN - PLL CONTROL
The PLL in the CKGEN module is powered on/off by setting bits [2:0] in the CKGEN_PLL_CFG register as shown below.
S2
S1
S0
PLL behavior
0
PLL OFF
0
1
PLL power up with 26MHz TCXO_IN as
reference clock
0
1
0
PLL power up with 32kHz XTAL_IN as
reference clock
0
1
PLL power up with 26MHz TCXO_IN
as reference clock
1
0
PLL OFF
1
0
1
PLL power up with 12MHz TCXO_IN as
reference clock
1
0
PLL power up with 13MHz TCXO_IN as
reference clock
1
PLL power up with 19.2MHz TCXO_IN
as reference clock
The 12 MHz and 48 MHz outputs are enabled/disabled by setting bits [7:6] in the CKGEN_PLL_CFG register. One or
both of the clock outputs will be enabled when a “1” is written into the corresponding register location for the output in
question.
4.4
CKGEN
– OSCILLATOR CIRCUIT
The CKGEN module may use an external 32.768 kHz crystal connected to the XTALIN pin. The oscillator circuit does not
require any external resistors or capacitors to operate. Table 15 specifies several crystal parameters for the external
crystal. The typical startup time is less than one second when using a crystal with the specified characteristics.
Table 15 - Crystal Specifications
SYMBOL
PARAMETER
MIN
TYP
MAX
UNITS
COMMENTS
fo
Nominal Frequency
32.768
kHz
ESR
Series Resistance
80
k
CL
Load Capacitance
12
pF
4.5
CKGEN - CKGEN POWER SOURCE
The CKGEN module receives its power from an on-chip LDO. The CKGEN power is controlled
via the “PSTATE_ON” bit
in the Power State and Switch Control Register (see section 13.3.10). Setting that register is automatic whenever there is
an interrupt targeting the embedded processor pending. The
“PSTATE_ON” bit can be cleared by writing a logic “1” if
software wants to power down the CKGEN. Please be aware that powering down the CKGEN should be the last
operation by the software, since once CKGEN is powered down, there will be no clock for the internal register access bus
and IC. The P95020 has a minor delay when the PSTATE_ON bit is cleared to allow the
“cleaning” access to be
finished.
When CKGEN is powered, the 8M clock will be available so the IC/processor will be active. The chip
s registers can be
accessed. However, the PLLs will still not be on. To turn on the PLLs, S2:S0 registers need to be set.
4.6
CKGEN
– CLOCK ACCURACY
The accuracy of the clock is dependent upon the accuracy of the crystal and the accuracy of the match between the
capacitive load of the oscillator circuit and the capacitive load for which the crystal was trimmed. Additional error is added
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P95020ZLLGI8 | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124 |
| PBL3717A | STEPPER MOTOR CONTROLLER, 1.2 A, PDIP16 |
| PC13892AJVL | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA186 |
| PC13892BJVK | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA139 |
| PC13892AJVK | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA139 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P95021NQG | 功能描述:PMIC 解決方案 Integrates Audio, LED B/Light Pwr Mgt RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| P95021NQG8 | 制造商:Integrated Device Technology Inc 功能描述:POWER MANAGEMENT, AUDIO & CONT 制造商:Integrated Device Technology Inc 功能描述:132-VFQFPN - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:Integrates Audio, LED B/Light Pwr Mgt |
| P950-36I | 制造商:Tripp Lite 功能描述:SERIAL ATA II SIGNAL CABLE, 2X7-PIN STRAIGHT CONNECTOR - 39" - Bulk |
| P9508- | 制造商:ROEBUCK 功能描述:ROEBUCK DISH WASHING BRUSH |
| P9-511121 | 功能描述:按鈕開關(guān) Flush Dome Solder 5A SPST-DB, SPDT-DB RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 安裝風(fēng)格: 照明: 照明顏色: IP 等級(jí): 端接類型: 觸點(diǎn)電鍍: 執(zhí)行器: 蓋顏色: 封裝: 可燃性等級(jí): |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。