- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98050 > P95020ZLLG8 (INTEGRATED DEVICE TECHNOLOGY INC) 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124 PDF資料下載
參數(shù)資料
| 型號(hào)： | P95020ZLLG8 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 電源管理 |
| 英文描述： | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124 |
| 封裝： | LLGA-124 |
| 文件頁(yè)數(shù)： | 59/137頁(yè) |
| 文件大?。?/td> | 3533K |
| 代理商： | P95020ZLLG8 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)當(dāng)前第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)
P95020 / Preliminary Datasheet
Revision 0.7.10
28
2010 Integrated Device Technology, Inc.
includes an analog amplifier (0-22.5dB gain in 1.5dB steps) and a multiplexer to select between the line input path or the
analog mixer output.
Note: there is only 1 L/R clock per IS I/O port. Therefore the input and output rates for that port match.
2.7 AUDIO - AUTOMATIC GAIN CONTROL
The P95020 incorporates digital automatic gain control in the ADC1 record path to help maintain a constant record level
for voice recordings. The AGC maintains the recording level by monitoring the output of the ADC and adjusting the Boost
(analog for analog microphone path or digital for digital microphone path) and digital record gain to compensate for
varying input levels. While the AGC is enabled, the digital record gain and boost register values are ignored.
The AGC target level may be set from -1.5 dB to -22.5
dB relative to the ADC full scale output code in 1.5 dB
steps. The maximum gain allowed may be
programmed to prevent the AGC from using the entire
gain range. The AGC may be applied to either both
channels or only the right or left channel. The AGC
uses both channels to determine proper record level
unless only one channel is selected. When only one
channel is enabled, the other channel is ignored and
that channels gain is controlled by its record gain and
boost register values.
Delay time is the amount of delay between when the
peak record level falls below the target level and when
the AGC starts to adjust gain. The delay time may be
set from 0 ms to 5.9 seconds in 16 steps. Each step is
twice as long as the previous step where 0 is the first
step.
Each additional step may be calculated by:
((8*2
n)/44100) seconds
where n is the register value from 1 to 15
Decay time is the time that the AGC takes to ramp up
across its gain range. The time needed to adjust the
recording level depends on the decay time and the
amount of gain adjustment needed. If the input level is
close to the target level then a relatively small gain adjustment will be needed and will take much less than the
programmed decay time. Decay time is adjustable from 23.2 ms to 23.8 seconds and may be calculated as (2
n+10/44100)
where n is the register value from 0 to 10. Register values above 10 set the decay to 23.8 seconds.
Attack time is the time that it takes the AGC to ramp down across its gain range. As with the decay time, the actual time
needed to reach the target recording level depends on the attack time and the gain adjustment needed. The attack time
is adjustable from 5.8 ms to 5.9 seconds and may be calculated as (2
n+8/44100) where n is the register value from 0 to 10.
Register values above 10 set the decay to 5.9 seconds.
The P95020 also provides a peak limiter function. When the AGC is on, quiet passages will cause the gain to be set to
the maximum level allowed. When a large input signal follows a quiet passage, many samples will become clipped as the
AGC adjusts the gain to reach the target record level. Long attack times aggravate this situation. To reduce the number
of clipped samples the peak limiter will force the attack rate to be as fast as possible (equivalent to zero (0) value in the
attack register) until the record level is 87.5% of full scale or less.
To prevent excessive hiss during quiet periods, a signal threshold level may be programmed to prevent the AGC circuit
from increasing the gain in the absence of audio. This is often referred to as a noise gate or squelch function. The
signal threshold may be programmed from -72 dB FS to -24 dB FS in 1.5 dB increments.
Under some circumstances, it is desirable to force a minimum amount of gain in the record path. When the AGC is in
use, the minimum gain may be set from 0 to 30 dB to compensate for microphone sensitivity or other needs.
2.8 AUDIO - ANALOG MIXER BLOCK
The Audio subsection implements an analog mixing block for use as an input or output mixer.
The Audio Mixer Block consists of:
Delay
Decay
Attack
AGC Target
Level
Figure 8
– Automatic Gain Control
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P95020ZLLGI8 | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124 |
| PBL3717A | STEPPER MOTOR CONTROLLER, 1.2 A, PDIP16 |
| PC13892AJVL | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA186 |
| PC13892BJVK | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA139 |
| PC13892AJVK | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA139 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P95021NQG | 功能描述:PMIC 解決方案 Integrates Audio, LED B/Light Pwr Mgt RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| P95021NQG8 | 制造商:Integrated Device Technology Inc 功能描述:POWER MANAGEMENT, AUDIO & CONT 制造商:Integrated Device Technology Inc 功能描述:132-VFQFPN - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:Integrates Audio, LED B/Light Pwr Mgt |
| P950-36I | 制造商:Tripp Lite 功能描述:SERIAL ATA II SIGNAL CABLE, 2X7-PIN STRAIGHT CONNECTOR - 39" - Bulk |
| P9508- | 制造商:ROEBUCK 功能描述:ROEBUCK DISH WASHING BRUSH |
| P9-511121 | 功能描述:按鈕開關(guān) Flush Dome Solder 5A SPST-DB, SPDT-DB RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 安裝風(fēng)格: 照明: 照明顏色: IP 等級(jí): 端接類型: 觸點(diǎn)電鍍: 執(zhí)行器: 蓋顏色: 封裝: 可燃性等級(jí): |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。