- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363670 > NT68P61A (Electronic Theatre Controls, Inc.) 8-Bit Microcontroller for Monitor (24K OTP ROM Type) PDF資料下載
參數(shù)資料
| 型號： | NT68P61A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 8-Bit Microcontroller for Monitor (24K OTP ROM Type) |
| 中文描述： | 8位微控制器的監(jiān)視器（足金檢察官辦公室光盤形式） |
| 文件頁數(shù)： | 37/48頁 |
| 文件大?。?/td> | 1057K |
| 代理商： | NT68P61A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
NT68P61A
37
15.2
DDC2B Slave Mode Bus Interface
The DDC2B I
2
C Bus Interface features are as follows:
- SLAVE mode (NT68P61A addressed by a master
which drive SCL signal)
- Fully compatible with I
2
C bus standard
- Interrupt and generation of acknowledge handled by
user for communication
- Interrupt driven byte by byte data transfer
- Calling address identification interrupt
- Detection of START and STOP signals
Enable I
2
C and INTS: The NT68P61A included the use in
applications requiring storage and serial transmission of
configuration and control information. User can place
address data into IIADR register and set IEINTS to '1' (in
IEX register) in advance. In the DDC1 mode (after
clearing
ENDDC
to '0') and when the low level on the
SCL pin occurs, NT68P61A will remind user by
generating a INTS interrupt and switch to DDC2B mode
automatically. When user sets MD1/
2
to '1' at this time,
the NT68P61A will still proceed with a DDC1
communication. The DDC2B bus consists of two wires,
SCL and SDA; SCL is for the data transmission clock
and SDA is for the data line. Data transfers follow the
format shown in Figure 19. The standard communication
of I
C bus protocol includes four parts: a START signal,
slave ADDRESS, transferred data (proceed byte by byte)
and a STOP signal. In the wired-AND connection, any
slow devices can hold the SCL line LOW to force the fast
device into a wait state until the slow device is ready for
the next bit or byte transfer in a type of handshake
procedure.
8
7
6
5
1
8
7
ACK
5
4
3
1
8
6
2
7
1 - 7
SCL
8
9
1 - 7
8
9
1 - 7
8
9
SDA
START
CONDITION
STOP
CONDITION
ADDRESS
R/W
ACK
DATA
ACK
DATA
ACK
4
IIDAT Reg.
bit stream
MSB
MSB
MSB
LSB
LSB
ACK
Figure 23. DDC2B Data Transfer
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NT68P62 | 8-Bit Microcontroller for Monitor (32K OTP ROM Type) |
| NT68P62-01 | 8-Bit Microcontroller for Monitor (32K OTP ROM Type) |
| NT68P62U | 8-Bit Microcontroller for Monitor (32K OTP ROM Type) |
| NT7181 | LVDS Transmitter 24 Bit Color Host-LCD Display Panel Interface |
| NT7181F | LVDS Transmitter 24 Bit Color Host-LCD Display Panel Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NT6C34CA | 制造商:ASTEC 功能描述: 制造商:Emerson Network Power - Embedded Power 功能描述: |
| NT6DM32M16AD-T1 | 制造商:Nanya Technology Corporation 功能描述:MOBILE DRAM |
| NT6DM32M16BD-T1 | 制造商:NANYA TECHNOLOGY 功能描述:512M LPDDR SDRAM, 32Mx16, 200MHz 制造商:NANYA TECHNOLOGY 功能描述:NT6DM32 Series 1.8 V 512 Mb (32 Mb x 16) 200 MHz SDRAM - FBGA-60 |
| NT6DM64M16BD-T1 | 制造商:Nanya Technology Corporation 功能描述:MEMORY IC |
| NT6DM8M32AC-T3 | 制造商:NANYA TECHNOLOGY 功能描述:NT6DM8M32 Series 1.8 V 256 Mb (8 M x 32) 166 Mhz SDRAM - BGA-90 制造商:NANYA TECHNOLOGY 功能描述:NT6DM8M32AC Series 256-Mbit (8 M x 32) 166 Mhz LPDDR SDRAM - BGA-90 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。