參數(shù)資料
型號(hào)： NT68P61A
廠商： Electronic Theatre Controls, Inc.
英文描述： 8-Bit Microcontroller for Monitor (24K OTP ROM Type)
中文描述： 8位微控制器的監(jiān)視器（足金檢察官辦公室光盤形式）
文件頁(yè)數(shù)： 21/48頁(yè)
文件大?。?/td> 1057K
代理商： NT68P61A
NT68P61A
21
11. Interrupt Controller
The
μ
C will complete the current instruction being
executed before recognizing the interrupt request. At this
time, the interrupt mask bit in the status register will be
examined. If the interrupt mask bit is not set,
μ
C will
begin interrupt sequence. The program counter and
processor status register are stored in the stack.
μ
C will
then set the interrupt mask flag HIGH so that no further
interrupts occur. At the end of this cycle, the program
counter will be loaded from addresses $FFFE & $FFFF,
transferring program control to the memory vector
located at these addresses.
Six interrupt sources are available in this system:
- INTV INT (Vsync INT): Rising edge of every Vsync
pulse
- INTE INT (External INT): Rising edge of external
interrupt pulse
- INTMR INT (Timer INT): As the Base Timer counter
overflow and counting from $FF to $00
- INTA INT (Address Matched INT): External device
calling NT68P61A in DDC2 mode communication
- INTD INT (Shift Register INT): Shift register is
empty or receiving a new byte data in DDC1 & DDC2
mode communication
- INTS INT (SCL Go-Low INT): External device
proceed a DDC2 communication
Three memory mapped registers are used to control the
interrupt operation. The IRQX is set by the rising edge of
external pins (INTV & INTE), base timer overflow (INTR),
SCL line go-low (INTS), and serial bus interrupt (INTA &
INTD). The serial bus interrupt is generated by the I
C
circuit as described in under I
2
C bus interface sections.
The interrupt enable (IEX) bit will effects the interrupt
process if the IRQX has already been set. Once IEX bit
is set, its corresponding interrupt will generate an
interrupt source for 6502 CPU. The IRQX will be set no
matter the IEX bit enable or not. The interrupt request is
generated when IRQX and IEX are both '1'. The IRQX
remains in HIGH state unless the CLRIRQ register is
cleared (write '1' to correspondent bit in CLRIRQ
register). The interrupt enable register (IEX) and interrupt
request register (IRQX) are memory mapped registers
which can only be accessed or tested by program. These
registers are cleared to '0' at initialization after the chip is
reset .
When interrupt occurs, CPU jumps to $FFFE & $FFFF to
execute interrupt service routine and finds which one of
the interrupt sources is active by checking the IRQX.
Upon entering the interrupt service routine, the IRQX that
caused the interrupt service must be cleared in the
interrupt service routine program. CPU clears IRQX by
writing '1' to the corresponding bit in CLRIRQ register. If
more than one interrupt is pending and waiting to be
served, each is executed by priority. Priority is defined by
the programmer.
Control bit description:
ADDR.
REGISTER
INIT
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
$000F
IEX
00H
-
-
IEINTS
IEINTD
IEINTA
IEINTR
IEINTE
IEINTV
W
$0010
IRQX
00H
-
-
IRQINTS
IRQINTD
IRQINTA
IRQINTR
IRQINTE
IRQINTV
R
$0011
CLR FLG
00H
CLRHOV
CLRVOV
CLRINTS
CLRINTD
CLRINTA
CLRINTR
CLRINTE
CLRINTV
W
IRQINTS is the interrupt flag for SCL- At DDC2B TRANSMISSION mode, it is set when SCL line changes from '1' to '0'.
IEINTS enable 6502 interrupt for INTS. - When this bit is set to '1' and IRQINTS flag is set, 6502 will accept interrupt
source and jump to interrupt service routine assigned by interrupt vector.
CLRINTS clears INTS interrupt flag. - Before returning from interrupt service routine, this flag must be cleared.
The manipulation of other interrupt source is the same as INTS.
CLRHOV & CLRVOV: Clear the overflow flag of H/V counter and reset H/V counter to zero.
相關(guān)PDF資料
PDF描述
NT68P62 8-Bit Microcontroller for Monitor (32K OTP ROM Type)
NT68P62-01 8-Bit Microcontroller for Monitor (32K OTP ROM Type)
NT68P62U 8-Bit Microcontroller for Monitor (32K OTP ROM Type)
NT7181 LVDS Transmitter 24 Bit Color Host-LCD Display Panel Interface
NT7181F LVDS Transmitter 24 Bit Color Host-LCD Display Panel Interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NT6C34CA 制造商:ASTEC 功能描述: 制造商:Emerson Network Power - Embedded Power 功能描述:
NT6DM32M16AD-T1 制造商:Nanya Technology Corporation 功能描述:MOBILE DRAM
NT6DM32M16BD-T1 制造商:NANYA TECHNOLOGY 功能描述:512M LPDDR SDRAM, 32Mx16, 200MHz 制造商:NANYA TECHNOLOGY 功能描述:NT6DM32 Series 1.8 V 512 Mb (32 Mb x 16) 200 MHz SDRAM - FBGA-60
NT6DM64M16BD-T1 制造商:Nanya Technology Corporation 功能描述:MEMORY IC
NT6DM8M32AC-T3 制造商:NANYA TECHNOLOGY 功能描述:NT6DM8M32 Series 1.8 V 256 Mb (8 M x 32) 166 Mhz SDRAM - BGA-90 制造商:NANYA TECHNOLOGY 功能描述:NT6DM8M32AC Series 256-Mbit (8 M x 32) 166 Mhz LPDDR SDRAM - BGA-90
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*