- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT90869 (Zarlink Semiconductor Inc.) Flexible 16K Digital Switch (F16kDX) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90869 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Flexible 16K Digital Switch (F16kDX) |
| 中文描述： | 靈活的16K的數(shù)字交換機(jī)（F16kDX） |
| 文件頁數(shù)： | 42/76頁 |
| 文件大?。?/td> | 1316K |
| 代理商： | MT90869 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
MT90869
Data Sheet
42
Zarlink Semiconductor Inc.
6
C8IPOL
0
8MHz Input Clock Polarity
The frame boundary is aligned to the clock falling or rising edge. When set LOW,
the frame boundary is aligned to the clock falling edge. When set HIGH, the frame
boundary is aligned to the clock rising edge.
Output Clock Polarity
When set LOW, the output clock is the same polarity as the input clock. When set
HIGH, the output clock is inverted. This applies to both 8MHz (C8o)and 16MHz
(C16o) output clocks.
Memory Block Programming
When LOW, the memory block programming mode is disabled. When HIGH, the
connection memory block programming mode is ready to program the Local
Connection Memory (LCM), and the Backplane Connection Memory (BCM).
Output Stand By
This bit enables the BSTo0 - 31 and the LSTo0 - 31 serial outputs
.
5
COPOL
0
4
MBP
0
3
OSB
0
When LOW, the BSTo0-31 and LSTo0-31 are driven high or high impedance,
dependent on the BORS and LORS pin settings respectively, and BCSTo0-3 and
LCSTo0-3 are driven low. When HIGH, the BSTo0-31, LSTo0-31, BCSTo0-3 and
LCSTo0-3 are enabled.
Memory Select Bits.
These three bits select the connection or data memory for subsequent micro-port
memory access operations:
000, Local Connection Memory (LCM) is selected for Read or Write operations.
001, Backplane Connection Memory (BCM) is selected for Read or Write
operations. 010, Local Data Memory is selected for Read-only operation. 011,
Backplane Data Memory is selected for Read-only operation.
2-0
MS(2:0)
0
Bit
Name
Reset
Description
Table 16 - Control Register Bits (continued)
Output Control with ODE pin and OSB bit
ODE Pin
OSB bit
BSTo0 - 31, LSTo0 - 31
0
1
1
X
0
1
Disable
Disable
Enable
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90869AG | Flexible 16K Digital Switch (F16kDX) |
| MT90870 | Flexible 12 k Digital Switch (F12kDX) |
| MT90871AV | Flexible 8K Digital Switch (F8KDX) |
| MT90871 | Flexible 8K Digital Switch (F8KDX) |
| MT90883 | TDM to Packet Processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90869AG | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 16KX16K/8KX8K 1.8V/3.3V 272BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F16KDX 272PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F16KDX 272PBGA |
| MT90869AG2 | 制造商:Microsemi Corporation 功能描述:PB FREE 8K X 8K DIGITAL SWITCH 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 16KX16K/8KX8K 1.8V/3.3V 272BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F16KDX 272PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F16KDX 272PBGA |
| MT90870 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Flexible 12 k Digital Switch (F12kDX) |
| MT90870AG | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 12K X 12K/8K X 4K 1.8V/3.3V 272BGA - Trays |
| MT90870AG2 | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 12K X 12K/8K X 4K 1.8V/3.3V 272BGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。