參數(shù)資料
型號： MT90869
廠商： Zarlink Semiconductor Inc.
英文描述： Flexible 16K Digital Switch (F16kDX)
中文描述： 靈活的16K的數(shù)字交換機（F16kDX）
文件頁數(shù)： 34/76頁
文件大小： 1316K
代理商： MT90869
MT90869
Data Sheet
34
Zarlink Semiconductor Inc.
When a RESET is applied to the MT90869, the CS line is inhibited and the DTA line may become active through
simultaneous microport activity. External gating of the DTA line with CS is recommended to avoid bus conflict in
applications incorporating multiple devices with individual reset conditions.
9.0
Bit Error Rate Test
Independent Bit Error Rate (BER) test mechanisms are provided for the Local and Backplane ports. In both ports
there is a BER transmitter and a BER receiver. The transmitter and receiver are each independently controlled to
allow either looped back, or uni-directional testing. The transmitter generates a 2
15
-1 or 2
23
-1 Pseudo Random
Binary Sequence (PRBS), which may be allocated to a specific stream and a number of channels. This is defined
by a stream number, a start channel number, and the number of consecutive channels following the start channel.
The stream, channel number and the number of consecutive channels following the start channel are similarly
allocated for the receiver and detection of the PRBS. Examples of a channel sequence are presented in Figure 17.
When enabled, the receiver attempts to lock to the PRBS on the incoming bit stream. Once lock is achieved, by
detection of a seed value, a bit by bit comparison takes place and each error shall increment a 16-bit counter. A
counter ’roll-over’ shall occur in the event of an error count in excess of 65535.
The BER operations are controlled by registers as follows
(refer to Section 13.3, Bit Error Rate Test Control Register
(BERCR)
for overall control,
Section 13.10, Local Bit Error Rate (BER) Registers
and Section 13.11, Backplane Bit
Error Rate (BER) Registers for register programming details):
BER Control Register (
BERCR
) - Independently enables BER transmission and receive testing for
backplane and local ports.
Local and Backplane BER Start Send Registers (
LBSSR
and
BBSSR
) - Defines the output stream and start
channel for BER transmission.
Local and Backplane Transmit BER Length Registers (
LTXBLR
and
BTXBLR
) - Defines, for transmit
stream, how many consecutive channels to follow the start channel.
Local and Backplane BER Start Receive Registers (
LBSR
and
BBSR
) - Define the input stream and
channel from where the BER sequence will start to be compared.
Local and Backplane Receive BER Length Registers (
LRXBLR
and
BRXBLR
) - Defines, for the receive
stream, how many consecutive channels follow the start channel.
Local and Backplane BER Count Registers (
LBCR
and
BBCR
) - Contain the number of counted errors.
相關PDF資料
PDF描述
MT90869AG Flexible 16K Digital Switch (F16kDX)
MT90870 Flexible 12 k Digital Switch (F12kDX)
MT90871AV Flexible 8K Digital Switch (F8KDX)
MT90871 Flexible 8K Digital Switch (F8KDX)
MT90883 TDM to Packet Processors
相關代理商/技術參數(shù)
參數(shù)描述
MT90869AG 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 16KX16K/8KX8K 1.8V/3.3V 272BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F16KDX 272PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F16KDX 272PBGA
MT90869AG2 制造商:Microsemi Corporation 功能描述:PB FREE 8K X 8K DIGITAL SWITCH 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 16KX16K/8KX8K 1.8V/3.3V 272BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F16KDX 272PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F16KDX 272PBGA
MT90870 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Flexible 12 k Digital Switch (F12kDX)
MT90870AG 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 12K X 12K/8K X 4K 1.8V/3.3V 272BGA - Trays
MT90870AG2 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 12K X 12K/8K X 4K 1.8V/3.3V 272BGA - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*