- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383644 > MT90221 (Mitel Networks Corporation) Quad IMA/UNI PHY Device(四端口 IMA/UNI 物理層設備（四端口ATM IMA和UNI處理器）) PDF資料下載
參數(shù)資料
| 型號： | MT90221 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Quad IMA/UNI PHY Device(四端口 IMA/UNI 物理層設備（四端口ATM IMA和UNI處理器）) |
| 中文描述： | 四IMA的/單向物理層設備（IMA的四端口/單向物理層設備（四端口自動柜員機IMA的和單向處理器）） |
| 文件頁數(shù)： | 24/116頁 |
| 文件大?。?/td> | 309K |
| 代理商： | MT90221 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
MT90221
16
Only one set of values is defined for the four Cell
Delineation state machines. The status of the CD
state machine for each link is available in bits 0 and 1
of the
RX Cell Delineation State
register.
The ITU I.432 suggested values are: ALPHA = 7;
and DELTA = 6.
Loss of Cell Delineation (LCD) is detected by
counting the number of incorrect cells while in HUNT
state. The MT90221 provides an internal
Loss Cell
Delineation
register to set the threshold for this
count. A value of 360 in the LCD register would
correspond to 79 msec for E1 and 100 msec for T1
applications. The LCD state for each link is available
in bit 1 of the
IRQ LinkStatus
registers, and in bit 6
of the
RX Link ID Number
register.
The LCD status bit is reporting the current condition
of the Cell Delineation State Machine at the time it is
read and cannot not be programmed to generate an
interrupt when exiting the LCD condition. The
software has to poll the status bit to determine when
the condition is cleared.
Table 3 provides the time, in microseconds, for the
CD circuit to receive a full ATM cell from the T1 and
E1 frame payloads.
Table 3 - Cell Acquisition Time
While the cell delineation state machine is in the
SYNC state, the verification circuit implements the
state machine shown in Figure 6.
In normal operation, the HEC verification state
machine remains in the ’correction’ state. Incoming
cells containing no HEC errors are passed to the
receive IMA block (RX IMA). Incoming single-bit
errors can be corrected if required by the application
(i.e., single bit error correction can be enabled or
disabled).
After correction (when enabled), the resulting ATM
cell is passed to the RX IMA block for IMA
sequencing control.
If a single or multi bit error occurs, the state machine
goes to the ’detection’ state. When a cell with a good
HEC is detected, the state machine returns to the
’correction’ state. The HEC calculation normally
includes the ATM FORUM polynomial (X
6
+ X
4
+ X
2
+ 1). The use of the polynomial can be disabled by
writing to bit 1 of the
RX Link Control
register.
3.2
The CD circuit can de-scramble the cell payload
field. The de-scrambling algorithm can be enabled or
disabled using bit 5 of the
RX Link Control
registers.
De-Scrambling and ATM Cell Filtering
The MT90221 can be programmed, using the
RX
Link Control
registers, to discard received ATM cells
with HEC error.
HEC error correction is optional and can be enabled
by the CPU. When the option to correct an incoming
HEC value with 1 bit error is selected, the HEC is
corrected and the cell is not counted as a cell with a
bad HEC. If the option to remove the cells that are
received with a bad HEC is selected, then the
incoming cells are replaced by a Filler cell in IMA
mode. The cell is simply discarded when in UNI
mode. The counter is not incremented if the HEC
value is corrected, when the option is enabled.
Incoming Idle and Unassigned cells can be detected
and dropped automatically.
3.3
The block diagram at Figure 7 illustrates the
MT90221 IMA mode receive path. The receiver must
rearrange the incoming bit streams from N-links (1
≤
N
≤
4) into a single UTOPIA cell stream.
ATM Receive Path in IMA Mode
Format
Average Cell Acquisition Time (
μ
s)
T1
E1
276
221
Figure 6 - SYNC State Block Diagram
Correction
Cell
Accepted
Detection
Cell
Discarded
HCS Single Bit Error Detected (corrected or dropped)
HCS Multi-Bit Error Detected (cell discarded)
No HCS Errors Detected
DELTA
Consecutive
Correct HCS’s
(PRESYNC State)
ALPHA
Consecutive
Incorrect HCS’s
Jump to HUNT
State
ATM CELL DELINEATION SYNC STATE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90401 | SONET/SDH System Synchronizer(SONET/SDH 系統(tǒng)同步裝置（由一個數(shù)字鎖相環(huán)組成）) |
| MT9040 | T1/E1 Synchronizer(T1/E1 系統(tǒng)同步裝置（由一個數(shù)字鎖相環(huán)組成）) |
| MT9041A | () |
| MT9041B | T1/E1 System Synchronizer(T1/E1系統(tǒng)同步裝置（由一個數(shù)字鎖相環(huán)組成）) |
| MT9042B | () |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90221AL | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device |
| MT90222 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device |
| MT90222AG | 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA - Trays |
| MT90222AG2 | 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA /BAKE/DRYPACK - Trays |
| MT90223AG | 制造商:Microsemi Corporation 功能描述:ATM IMA 80MBPS 2.5V 384BGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。