參數(shù)資料
型號: MT47H64M8CF-5EAT:F
元件分類: DRAM
英文描述: DDR DRAM, PBGA60
封裝: 8 X 10 MM, ROHS COMPLIANT, FBGA-60
文件頁數(shù): 9/139頁
文件大?。?/td> 9398K
Figure 56: Bank Read – with Auto Precharge
4-bit
prefetch
CK
CK#
CKE
A10
Bank address
tCK
tCH
tCL
RA
tRCD
tRAS
tRC
tRP
CL = 3
DM
T0
T1
T2
T3
T4
T5
T7n
T8n
T6
T7
T8
DQ6
DQS, DQS#
Case 1: tAC (MIN) and tDQSCK (MIN)
Case 2: tAC (MAX) and tDQSCK (MAX)
DQ6
DQS, DQS#
tRPRE
tRPST
tDQSCK (MIN)
tDQSCK (MAX)
tLZ (MIN)
tLZ (MAX)
tAC (MIN)
tLZ (MIN)
tHZ (MAX)
tAC (MAX)
tLZ (MAX)
DO
n
NOP1
Command1
ACT
RA
Col n
Bank x
RA
Bank x
ACT
Bank x
NOP1
tHZ (MIN)
Don’t Care
Transitioning Data
READ2,3
Address
AL = 1
tRTP
Internal
precharge
4
5
DO
n
Notes: 1. NOP commands are shown for ease of illustration; other commands may be valid at
these times.
2. BL = 4, RL = 4 (AL = 1, CL = 3) in the case shown.
3. The DDR2 SDRAM internally delays auto precharge until both tRAS (MIN) and tRTP (MIN)
have been satisfied.
4. Enable auto precharge.
5. I/O balls, when entering or exiting High-Z, are not referenced to a specific voltage level,
but to when the device begins to drive or no longer drives, respectively.
6. DO n = data-out from column n; subsequent elements are applied in the programmed
order.
512Mb: x4, x8, x16 DDR2 SDRAM
READ
PDF: 09005aef82f1e6e2
Rev. M 9/08 EN
106
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
相關(guān)PDF資料
PDF描述
MT48H16M16LFBF-10IT 16M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
MT48LC8M16A2BB-6ALIT:G 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA60
MT49H8M36HU-33 8M X 36 DDR DRAM, 0.3 ns, PBGA144
MT4C1024DJ-6L 1M X 1 FAST PAGE DRAM, 60 ns, PDSO20
MT4C2M8A1DJ-7STR 2M X 8 FAST PAGE DRAM, 70 ns, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述