
Functional Block Diagrams
The DDR2 SDRAM is a high-speed CMOS, dynamic random access memory. It is inter-
nally configured as a multibank DRAM.
Figure 3: 128 Meg x 4 Functional Block Diagram
14
Row-
address
MUX
Control
logic
Column-
address
counter/
latch
Mode
registers
11
Command
decode
A0–A13,
BA0, BA1
14
Address
register
16
512
(x16)
8,192
I/O gating
DM mask logic
Column
decoder
Bank0
Memory
array
(16,384 x 512 x 16)
Bank0
row-
address
latch and
decoder
16,384
Sense amplifiers
Bank
control
logic
16
Bank1
Bank2
Bank3
14
9
2
Refresh
counter
4
2
RCVRS
16
CK out
Data
DQS, DQS#
internal
CK, CK#
COL0, COL1
CK in
DRVRS
DLL
MUX
DQS
generator
4
DQ0–DQ3
DQS, DQS#
2
Read
latch
Write
FIFO
and
drivers
Data
4
16
1
Mask
1
4
2
Bank1
Bank2
Bank3
Input
registers
DM
RAS#
CAS#
CK
CS#
WE#
CK#
CKE
ODT
VddQ
R1
R2
sw1 sw2
VssQ
sw1 sw2
ODT control
sw3
R3
sw3
R1
R2
sw1 sw2
R3
sw3
R1
R2
sw1 sw2
R3
sw3
512Mb: x4, x8, x16 DDR2 SDRAM
Functional Block Diagrams
PDF: 09005aef82f1e6e2
Rev. M 9/08 EN
12
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.