參數(shù)資料
型號: MT46V64M8
廠商: Micron Technology, Inc.
英文描述: 16 Meg x 8 x 4 banks DDR SDRAM(16M x 8 x 4組,雙數(shù)據(jù)速率同步動態(tài)RAM)
中文描述: 16梅格× 8 × 4銀行DDR SDRAM內(nèi)存(1,600 × 8 × 4組,雙數(shù)據(jù)速率同步動態(tài)RAM)的
文件頁數(shù): 63/70頁
文件大?。?/td> 2524K
代理商: MT46V64M8
63
512Mb: x4, x8, x16 DDR SDRAM
512Mx4x8x16DDR_A.p65
Rev. A; Pub 10/00
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2000, Micron Technology, Inc.
512Mb: x4, x8, x16
DDR SDRAM
ADVANCE
SELF REFRESH MODE
TIMING PARAMETERS
-7
-75
-8
SYMBOL
t
CH
t
CL
t
CK (2.5)
t
CK (2)
t
IH
MIN
0.45
0.45
7
7.5
1
MAX
0.55
0.55
12
12
MIN
0.45
0.45
7.5
10
1
MAX
0.55
0.55
12
12
MIN
0.45
0.45
8
10
1.1
MAX
0.55
0.55
12
12
UNITS
t
CK
t
CK
ns
ns
ns
-7
-75
-8
SYMBOL
t
IS
t
RP
t
XSNR
t
XSRD
MIN
1
15
75
200
MAX
MIN
1
20
75
200
MAX
MIN
1.1
20
80
200
MAX
UNITS
ns
ns
ns
t
CK
CK
1
CK#
COMMAND
4
NOP
AR
ADDR
CKE
1
VALID
DQ
DM
DQS
VALID
NOP
NOTE
: 1. Clock must be stable before exiting self refresh mode. That is, the clock must be cycling within
specifications by Ta0.
2. Device must be in the all banks idle state prior to entering self refresh mode.
3.
t
XSNR is required before any non-READ command can be applied, and
t
XSRD (200 cycles of CK)
is required before a READ command can be applied.
4. AR = AUTO REFRESH command.
t
RP
2
t
CH
t
IH
t
CL
tCK
t
IS
tXSNR/
tXSRD
3
t
IS
t
IH
t
IS
tIS
tIH
tIS
Enter Self Refresh Mode
Exit Self Refresh Mode
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
(
)
(
)
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
(
)
(
)
)
(
)
(
)
(
)
(
)
(
)
(
)
T0
T1
Tb0
Ta1
(
)
(
)
(
)
(
)
(
)
(
)
DON
T CARE
(
)
(
)
(
)
(
)
Ta0
1
相關(guān)PDF資料
PDF描述
MT48LC16M8A1TG SYNCHRONOUS DRAM
MT48LC32M4A1 ECONOLINE: RSZ/P - 1kVDC
MT48LC32M4A2 SYNCHRONOUS DRAM
MT48LC32M4A1TG SYNCHRONOUS DRAM
MT48LC8M16A1TG SYNCHRONOUS DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述