參數(shù)資料
型號: MT46V64M8
廠商: Micron Technology, Inc.
英文描述: 16 Meg x 8 x 4 banks DDR SDRAM(16M x 8 x 4組,雙數(shù)據(jù)速率同步動態(tài)RAM)
中文描述: 16梅格× 8 × 4銀行DDR SDRAM內(nèi)存(1,600 × 8 × 4組,雙數(shù)據(jù)速率同步動態(tài)RAM)的
文件頁數(shù): 32/70頁
文件大?。?/td> 2524K
代理商: MT46V64M8
32
512Mb: x4, x8, x16 DDR SDRAM
512Mx4x8x16DDR_A.p65
Rev. A; Pub 10/00
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2000, Micron Technology, Inc.
512Mb: x4, x8, x16
DDR SDRAM
ADVANCE
Figure 20
WRITE to READ – Interrupting
t
DQSS (NOM)
CK
CK#
COMMAND
WRITE
NOP
NOP
NOP
NOP
NOP
ADDRESS
Bank
a
,
Col
b
Bank
a
,
Col
n
READ
T0
T1
T2
T3
T2n
T4
T5
T5n
NOTE
: 1. DI
b
= data-in for column
b
.
2. An interrupted burst of 4 or 8 is shown; two data elements are written.
3. One subsequent element of data-in is applied in the programmed order following DI
b
.
4.tWTR is referenced from the first positive CK edge after the last data-in pair.
5. A10 is LOW with the WRITE command (auto precharge is disabled).
6. DQS is required at T2 and T2n (nominal case) to register DM.
7. If the burst of 8 was used, DM would not be required at T3 -T4n because the READ command would
mask the last two data elements.
T1n
T6
T6n
t
WTR
CL = 2
DQ
DQS
DM
DI
b
DI
n
t
DQSS (MIN)
CL = 2
DQ
DQS
DM
DI
b
t
DQSS (MAX)
CL = 2
DQ
DQS
DM
DI
b
DI
n
DI
n
DON
T CARE
TRANSITIONING DATA
t
DQSS
t
DQSS
t
DQSS
相關(guān)PDF資料
PDF描述
MT48LC16M8A1TG SYNCHRONOUS DRAM
MT48LC32M4A1 ECONOLINE: RSZ/P - 1kVDC
MT48LC32M4A2 SYNCHRONOUS DRAM
MT48LC32M4A1TG SYNCHRONOUS DRAM
MT48LC8M16A1TG SYNCHRONOUS DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述