參數(shù)資料
型號(hào)： MT2VDDT832UY-75XX
元件分類： DRAM
英文描述： 8M X 32 DDR DRAM MODULE, 0.75 ns, DMA100
封裝： LEAD FREE, DIMM-100
文件頁(yè)數(shù)： 7/27頁(yè)
文件大?。?/td> 420K
代理商： MT2VDDT832UY-75XX
32MB, 64MB (x32, SR)
100-PIN DDR UDIMM
pdf: 09005aef808ebdbc, source: 09005aef808e914b
Micron Technology, Inc., reserves the right to change products or specifications without notice.
DD2C8_16x32UG.fm - Rev. D 9/04 EN
15
2004 Micron Technology, Inc. All rights reserved.
Table 14:
Capacitance
Note: 11; notes appear on pages 17–20
PARAMETER
SYMBOL
MIN
MAX
UNITS
Input/Output Capacitance: DQ, DQS, DM
CIO
45
pF
Input Capacitance: CK, CK#
CI1
79
pF
Input Capacitance: Command and Address, S#, CKE
CI2
46
pF
Table 15:
DDR SDRAM Component Electrical Characteristics and Recommended AC
Operating Conditions
Notes: 1–5, 12–15, 29, 49, 50; notes appear on pages 17–20; 0°C
≤ T
A ≤ +70°C; VDD = VDDQ = +2.5V ±0.2V
AC CHARACTERISTICS
-6
-75/75Z
PARAMETER
SYMBOL
MIN
MAX
MIN
MAX
UNITS NOTES
Access window of DQ from CK/CK#
tAC
-0.7
+0.7
-0.75
+0.75
ns
CK high-level width
tCH
0.45
0.55
0.45
0.55
tCK
26
CK low-level width
tCL
0.45
0.55
0.45
0.55
tCK
26
Clock cycle time
CL = 2.5
tCK (2.5)
6
13
7.5
13
ns
41, 47
CL = 2
tCK (2)
7.5
13
10
13
ns
41, 47
DQ and DM input hold time relative to DQS
tDH
0.45
0.5
ns
23, 27
DQ and DM input setup time relative to DQS
tDS
0.45
0.5
ns
23, 27
DQ and DM input pulse width (for each input)
tDIPW
1.75
ns
27
Access window of DQS from CK/CK#
tDQSCK
-0.6
+0.6
-0.75
+0.75
ns
DQS input high pulse width
tDQSH
0.35
tCK
DQS input low pulse width
tDQSL
0.35
tCK
DQS-DQ skew, DQS to last DQ valid, per group, per access
tDQSQ
0.45
0.5
ns
22, 23
Write command to first DQS latching transition
tDQSS
0.75
1.25
0.75
1.25
tCK
DQS falling edge to CK rising - setup time
tDSS
0.2
tCK
DQS falling edge from CK rising - hold time
tDSH
0.2
tCK
Half clock period
tHP
tCH,tCL
ns
30
Data-out high-impedance window from CK/CK#
tHZ
+0.70
+0.75
ns
16, 38
Data-out low-impedance window from CK/CK#
tLZ
-0.7
-0.75
ns
16, 38
Address and control input hold time (fast slew rate)
tIH
F
0.75
.90
ns
12
Address and control input setup time (fast slew rate)
tIS
F
0.75
.90
ns
12
Address and control input hold time (slow slew rate)
tIH
S
0.8
1
ns
12
Address and control input setup time (slow slew rate)
tIS
S
0.8
1
ns
12
Address and Control input pulse width (for each input)
tIPW
2.2
ns
LOAD MODE REGISTER command cycle time
tMRD
12
15
ns
DQ-DQS hold, DQS to first DQ to go non-valid, per access
tQH
tHP -
tQHS
tHP -
tQHS
ns
22, 23
Data hold skew factor
tQHS
0.6
0.75
ns
ACTIVE to PRECHARGE command
tRAS
42
70,000
40
120,000
ns
31
相關(guān)PDF資料
PDF描述
MB84VD22183EA-85PBS SPECIALTY MEMORY CIRCUIT, PBGA71
MB84VD22184EA-90PBS SPECIALTY MEMORY CIRCUIT, PBGA71
M93C66-WMB3TP 256 X 16 MICROWIRE BUS SERIAL EEPROM, DSO8
MT48LC4M16A2P-75:G 4M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
M93C06-MB6G 16 X 16 MICROWIRE BUS SERIAL EEPROM, DSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT2-X-00-526-3-A21-B-C 制造商:Carling Technologies 功能描述:M-SERIES CIRCUIT BREAKER - Bulk
MT3 功能描述:接線端子工具和配件 Markg Tag 5x10mm Horizontal RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Tools & Accessories 類型:End Bracket
MT-3 功能描述:烙鐵 Weller Chisel Tip For SP23/SP23D RoHS:否 制造商:Weller 產(chǎn)品:Soldering Stations 類型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大溫度:+ 850 F 電纜類型:US Cord Included
MT3/H-1 功能描述:接線端子工具和配件 Marking Tag, HorizontalImprint "1" RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Tools & Accessories 類型:End Bracket
MT3/H-2 功能描述:接線端子工具和配件 Marking Tag, HorizontalImprint "2" RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Tools & Accessories 類型:End Bracket
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*