參數(shù)資料
型號: MT2VDDT832UY-75XX
元件分類: DRAM
英文描述: 8M X 32 DDR DRAM MODULE, 0.75 ns, DMA100
封裝: LEAD FREE, DIMM-100
文件頁數(shù): 14/27頁
文件大?。?/td> 420K
代理商: MT2VDDT832UY-75XX
32MB, 64MB (x32, SR)
100-PIN DDR UDIMM
pdf: 09005aef808ebdbc, source: 09005aef808e914b
Micron Technology, Inc., reserves the right to change products or specifications without notice.
DD2C8_16x32UG.fm - Rev. D 9/04 EN
21
2004 Micron Technology, Inc. All rights reserved.
Initialization
To ensure device operation the DRAM must be ini-
tialized as described below:
1. Simultaneously apply power to VDD and VDDQ.
2. Apply VREF and then VTT power.
3. Assert and hold CKE at a LVCMOS logic low.
4. Provide stable CLOCK signals.
5. Wait at least 200s.
6. Bring CKE high and provide at least one NOP or
DESELECT command. At this point the CKE input
changes from a LVCMOS input to a SSTL2 input
only and will remain a SSTL_2 input unless a
power cycle occurs.
7. Perform a PRECHARGE ALL command.
8. Wait at least tRP time, during this time NOPs or
DESELECT commands must be given.
9. Using the LMR command program the Extended
Mode Register (E0 = 0 to enable the DLL and E1 =
0 for normal drive or E1 = 1 for reduced drive, E2
through En must be set to 0; where n = most sig-
nificant bit).
10. Wait at least tMRD time, only NOPs or DESELECT
commands are allowed.
11. Using the LMR command program the Mode Reg-
ister to set operating parameters and to reset the
DLL. Note at least 200 clock cycles are required
between a DLL reset and any READ command.
12. Wait at least tMRD time, only NOPs or DESELECT
commands are allowed.
13. Issue a PRECHARGE ALL command.
14. Wait at least tRP time, only NOPs or DESELECT
commands are allowed.
15. Issue an AUTO REFRESH command (Note this
may be moved prior to step 13).
16. Wait at least tRFC time, only NOPs or DESELECT
commands are allowed.
17. Issue an AUTO REFRESH command (Note this
may be moved prior to step 13).
18. Wait at least tRFC time, only NOPs or DESELECT
commands are allowed.
19. Although not required by the Micron device,
JEDEC requires a LMR command to clear the DLL
bit (set M8 = 0). If a LMR command is issued the
same operating parameters should be utilized as
in step 11.
20. Wait at least tMRD time, only NOPs or DESELECT
commands are allowed.
21. At this point the DRAM is ready for any valid com-
mand. Note 200 clock cycles are required between
step 11 (DLL Reset) and any READ command.
Figure 12: Initialization Flow Diagram
VDD and VDDQ Ramp
Apply VREF and VTT
CKE must be LVCMOS Low
Apply stable CLOCKs
Bring CKE High with a NOP command
Wait at least 200us
PRECHARGE ALL
Assert NOP or DESELECT for tRP time
Configure Extended Mode Register
Configure Load Mode Register and reset DLL
Assert NOP or DESELECT for tMRD time
PRECHARGE ALL
Issue AUTO REFRESH command
Assert NOP or DESELECT for tRFC time
Optional LMR command to clear DLL bit
Assert NOP or DESELECT for tMRD time
DRAM is ready for any valid command
Step
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Assert NOP or DESELECT commands for tRFC
Issue AUTO REFRESH command
Assert NOP or DESELECT for tRP time
相關PDF資料
PDF描述
MB84VD22183EA-85PBS SPECIALTY MEMORY CIRCUIT, PBGA71
MB84VD22184EA-90PBS SPECIALTY MEMORY CIRCUIT, PBGA71
M93C66-WMB3TP 256 X 16 MICROWIRE BUS SERIAL EEPROM, DSO8
MT48LC4M16A2P-75:G 4M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
M93C06-MB6G 16 X 16 MICROWIRE BUS SERIAL EEPROM, DSO8
相關代理商/技術參數(shù)
參數(shù)描述
MT2-X-00-526-3-A21-B-C 制造商:Carling Technologies 功能描述:M-SERIES CIRCUIT BREAKER - Bulk
MT3 功能描述:接線端子工具和配件 Markg Tag 5x10mm Horizontal RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Tools & Accessories 類型:End Bracket
MT-3 功能描述:烙鐵 Weller Chisel Tip For SP23/SP23D RoHS:否 制造商:Weller 產(chǎn)品:Soldering Stations 類型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大溫度:+ 850 F 電纜類型:US Cord Included
MT3/H-1 功能描述:接線端子工具和配件 Marking Tag, HorizontalImprint "1" RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Tools & Accessories 類型:End Bracket
MT3/H-2 功能描述:接線端子工具和配件 Marking Tag, HorizontalImprint "2" RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Tools & Accessories 類型:End Bracket