參數(shù)資料
型號(hào)： MSC8101M1250C
廠商： MOTOROLA INC
元件分類： 數(shù)字信號(hào)處理
英文描述： Network Digital Signal Processor
中文描述： 64-BIT, 62.5 MHz, OTHER DSP, PBGA332
封裝： 17 X 17 MM, LIDDED FLIP CHIP, PLASTIC, BGA-332
文件頁(yè)數(shù)： 12/104頁(yè)
文件大小： 877K
代理商： MSC8101M1250C
MSC8101 Technical Data, Rev. 16
1-8
Freescale Semiconductor
Signals/Connections
BR
Input/Output
Output
Input
Bus Request
2
An output when an external arbiter is used. The MSC8101 asserts this pin to request ownership of
the bus.
An input when an internal arbiter is used. An external master should assert this pin to request bus
ownership from the internal arbiter.
BG
Input/Output
Output
Input
Bus Grant
2
An output when an internal arbiter is used. The MSC8101 asserts this pin to grant bus ownership to
an external bus master.
An input when an external arbiter is used. The external arbiter should assert this pin to grant bus
ownership to the MSC8101.
ABB
IRQ2
Input/Output
Output
Input
Input
Address Bus Busy
1
The MSC8101 asserts this pin for the duration of the address bus tenure. Following an address
acknowledge (AACK) signal, which terminates the address bus tenure, the MSC8101 deasserts
ABB for a fraction of a bus cycle and then stops driving this pin.
The MSC8101 does not assume bus ownership while it this pin is asserted by an external bus
master.
Interrupt Request 2
1
One of the eight external lines that can request a service routine, via the internal interrupt controller,
from the SC140 core.
TS
Input/Output
Bus Transfer Start
Signals
the beginning of a new address bus tenure. The MSC8101 asserts this signal when one of
its internal bus masters (SC140 core or DMA controller) begins an address tenure. When the
MSC8101 senses this pin being asserted by an external bus master, it responds to the address bus
tenure as required (snoop if enabled, access internal MSC8101 resources, memory controller
support).
AACK
Input/Output
Address Acknowledge
A bus slave asserts this signal to indicate that it identified the address tenure. Assertion of this signal
terminates the address tenure.
ARTRY
Input
Address Retry
Assertion of this signal indicates that the bus transaction should be retried by the bus master. The
MSC8101 asserts this signal to enforce data coherency with its internal cache and to prevent
deadlock situations.
DBG
Input/Output
Output
Input
Data Bus Grant
2
An output when an internal arbiter is used. The MSC8101 asserts this pin as an output to grant data
bus ownership to an external bus master.
An input when an external arbiter is used. The external arbiter should assert this pin as an input to
grant data bus ownership to the MSC8101.
DBB
IRQ3
Input/Output
Output
Input
Input
Data Bus Busy
1
The MSC8101 asserts this pin as an output for the duration of the data bus tenure. Following a TA,
which terminates the data bus tenure, the MSC8101 deasserts DBB for a fraction of a bus cycle and
then stops driving this pin.
The MSC8101 does not assume data bus ownership while DBB is asserted by an external bus
master.
Interrupt Request 3
1
One of the eight external lines that can request a service routine, via the internal interrupt controller,
from the SC140 core.
D[0–31]
Input/Output
Data Bus Most Significant Word
In write transactions the bus master drives the valid data on this bus. In read transactions the slave
drives the valid data on this bus. In Host Port Disabled mode, these 32 bits are part of the 64-bit data
bus. In Host Port Enabled mode, these bits are used as the bus in 32-bit mode.
Table 1-5.
System Bus, HDI16, and Interrupt Signals (Continued)
Signal
Data Flow
Description
相關(guān)PDF資料
PDF描述
MSC8101M1375C Network Digital Signal Processor
MSD601-RT1 NPN General Purpose Amplifier Transistors Surface Mount
MSD601-RT1 NPN General Purpose Amplifier Transistors Surface Mount
MSD601-ST1 NPN General Purpose Amplifier Transistors Surface Mount
MSD601-ST1 NPN General Purpose Amplifier Transistors Surface Mount
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8101M1250F 功能描述:DSP 16BIT 250MHZ CPM 332-FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC8101M1375C 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Network Digital Signal Processor
MSC8101M1375F 功能描述:DSP 16BIT 275MHZ CPM 332-FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC8101M1500F 功能描述:DSP 16BIT 300MHZ CPM 332-FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC8101UG/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*