MMC2001
REFERENCE MANUAL
MOTOROLA
xv
LIST OF ILLUSTRATIONS
Paragraph
Title
Page
1-1
2-1
2-2
2-3
2-4
2-5
2-6
4-1
7-1
7-2
7-3
7-4
7-5
7-6
7-7
7-8
7-9
7-10
7-11
7-12
7-13
7-14
8-1
9-1
9-2
9-3
9-4
9-5
9-6
9-7
9-8
9-9
9-10
9-11
9-12
9-13
9-14
9-15
9-16
9-17
9-18
10-1
10-2
MMC2001 Block Diagram................................................................................1-2
Programming Model.........................................................................................2-4
Data Organization in Memory ..........................................................................2-5
Data Organization in Registers........................................................................2-5
Signal Relationships to Clocks.........................................................................2-9
MCORE Bus Signals ....................................................................................2-10
External Multiplexer Connections...................................................................2-13
Functional Signal Groups.................................................................................4-1
EIM Block Diagram ..........................................................................................7-1
EIM Interface to Memory and Peripherals........................................................7-4
CS0 Control Register.......................................................................................7-7
CS1, CS2, CS3 Control Registers ...................................................................7-8
EIM Configuration Register............................................................................7-11
Read Memory Access (CSA = 0, WSC = 1)...................................................7-14
Write Memory Access (CSA = 0, WSC = 1, WWS = 0) .................................7-15
Word Read Access from Halfword Width Memory.........................................7-16
Word Write Access to Halfword Width Memory.............................................7-17
Write after Read Memory Access (CSA = 0, WSC = 2, EDC = 0) .................7-18
Write after Read Memory Access (CSA = 0, WSC = 1, EDC = 1) .................7-19
Peripheral Read Access (CSA = 1, WSC = 5)...............................................7-20
Peripheral Write Access (CSA = 1, WSC = 5) ...............................................7-21
Read and Write Fast Memory Access (CSA = 0, WSC = 0, WWS = 0).........7-22
MMC2001 Clock Module..................................................................................8-3
Reset Functional Block Diagram......................................................................9-2
Reset Source Register.....................................................................................9-3
TOD Block Diagram.........................................................................................9-4
TOD Control/Status Register ...........................................................................9-5
TOD Seconds Register....................................................................................9-6
TOD Fraction Register.....................................................................................9-7
TOD Seconds Alarm Register..........................................................................9-7
TOD Fraction Alarm Register...........................................................................9-8
Watchdog Timer Block Diagram ......................................................................9-8
Watchdog Control Register............................................................................9-10
Watchdog Service Register............................................................................9-11
PIT Block Diagram.........................................................................................9-12
Starting a Count from an Off State.................................................................9-12
Counter Reloading from the Modulus Latch...................................................9-13
Counter in Free-Running Mode......................................................................9-13
PIT Control and Status Register ....................................................................9-14
PIT Data Register...........................................................................................9-15
PIT Alternate Data Register...........................................................................9-16
Interrupt Source Register...............................................................................10-2
Normal Interrupt Enable Register...................................................................10-3