參數(shù)資料
型號(hào): ML53612
廠商: OKI SEMICONDUCTOR CO., LTD.
英文描述: 64-Channel Full Duplex H.100/H.110 CT Bus System Interface and Time-Slot Interchange
中文描述: 64通道全雙工H.100/H.110 CT總線系統(tǒng)接口和時(shí)隙交換
文件頁(yè)數(shù): 54/68頁(yè)
文件大?。?/td> 696K
代理商: ML53612
I
ML53612
I
––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
50
Oki Semiconductor
6.4 AC Electrical Characteristics
Note: Signals ending in “_N” are active low.
Microprocessor Interface Timing - Intel Bus Mode, Non-multiplexed Address
[1]
[2]
[3]
1.
2.
3.
Timing measured with 100 pF load on D_[7:0].
Write cycle may be controlled by CS_N or WR_N.
ALE=1.
Parameter
Symbol
Min
Typ
Max
Unit
CS_N setup to WR_N
t1
40
ns
WR_N pulse width
t2
40
ns
A_[9:0] setup to WR_N
(C_96=1)
t3
5
ns
A_[2:0] setup to WR_N
(C_96=0)
t4
40
ns
A_[9:0] hold from WR_N
t5
5
ns
D_[7:0] setup to WR_N
t6
40
ns
D_[7:0] hold from WR_N
t7
5
ns
D_[7:0] float to valid delay from CS_N RD_N, and A_[9:0]
t8
0
50
ns
D_[7:0] valid to float delay from CS_N or RD_N
t9
0
10
ns
Figure 7. Microprocessor Interface Timing - Intel Bus Mode, Non-multiplexed Address
CS_N
RD_N
WR_N
A_[9:0]
D_[7:0]
t1
t2
t4
t3
t5
t7
t6
t8
t9
相關(guān)PDF資料
PDF描述
ML60851D USB Device Controller
ML60852 USB Device Controller
ML6190A Longwave Time Code RF Receiver LSI
ML63187 4-Bit Microcontroller with Built-in 1024-Dot Matrix LCD Drivers and Melody Circuit, Operating at 0.9 V (Min).
ML63189B 4-Bit Microcontroller with Built-in 1024-Dot Matrix LCD Drivers and Melody Circuit, Operating at 0.9 V (Min).
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ML536RATR42_LZ 制造商:COILCRAFT 制造商全稱:Coilcraft lnc. 功能描述:High-Reliability Air Core Inductors
ML53812-2 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:H.100/H.110 CT Bus System Interface and Time-Slot Interchange
ML53812-2TC 制造商:ROHM Semiconductor 功能描述:
ML53FAD 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:Micropower CMOS Oscillators
ML53FAG 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:Micropower CMOS Oscillators