- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377971 > ML53612 (OKI SEMICONDUCTOR CO., LTD.) 64-Channel Full Duplex H.100/H.110 CT Bus System Interface and Time-Slot Interchange PDF資料下載
參數(shù)資料
| 型號： | ML53612 |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | 64-Channel Full Duplex H.100/H.110 CT Bus System Interface and Time-Slot Interchange |
| 中文描述： | 64通道全雙工H.100/H.110 CT總線系統(tǒng)接口和時隙交換 |
| 文件頁數(shù)： | 18/68頁 |
| 文件大小： | 696K |
| 代理商： | ML53612 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
I
ML53612
I
––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
14
Oki Semiconductor
5.2 Command/Status Register
Note: For "Reads" that do not require synchronization (all "Reads" except In-Direct Parallel Access Read) it is
not necessary to set this bit. The Data Registers can be read immediately after writing the Address Register.
D_[7:0]
Definition
0
Busy (Read Only)
1
Read Command (Write Only)
2
Write Command (Write Only)
3
Terminate Command (Write Only)
4
Reserved
5
Reserved
6
Reserved
7
Reset (Read/Write)
Busy (D_0) (Read Only)
This bit is set ("1") when a Command that requires synchronization with the ML53612's internal state machine has been initiated, and cleared ("0")
when the command has been completed.
For Commands that do not require synchronization this bit is always clear ("0").
The following commands require synchronization:
Routing Memory Write command
In-Direct Parallel Access Read or Write command
Read (D_1) (Write Only)
Setting this bit ("1") initiates a synchronized read of the register pointed to by the Address Register. When the Busy bit is clear ("0"), the contents of
the register to be read are available by reading the Data Register. It is NOT necessary to clear ("0") this bit after it has been set ("1").
Write (D_2) (Write Only)
Setting this bit ("1") initiates a write of the register pointed to by the Address Register. It is NOT necessary to clear ("0") this bit after it has been set ("1").
Terminate (D_3) (Write Only)
Setting this bit ("1") terminates a command that requires synchronization with the ML53612's internal state machine. The command in process is
completed asynchronously and the Busy bit is cleared. It is NOT necessary to clear ("0") this bit after it has been set ("1").
Reset (D_7) (Read/Write)
Setting this bit ("1") resets the ML53612 and initializes the Configuration and Routing Registers. This command is analogous to the function of the
RESET pin. Clearing this bit ("0") returns the ML53612 to normal operation, ready to be configured.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML60851D | USB Device Controller |
| ML60852 | USB Device Controller |
| ML6190A | Longwave Time Code RF Receiver LSI |
| ML63187 | 4-Bit Microcontroller with Built-in 1024-Dot Matrix LCD Drivers and Melody Circuit, Operating at 0.9 V (Min). |
| ML63189B | 4-Bit Microcontroller with Built-in 1024-Dot Matrix LCD Drivers and Melody Circuit, Operating at 0.9 V (Min). |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML536RATR42_LZ | 制造商:COILCRAFT 制造商全稱:Coilcraft lnc. 功能描述:High-Reliability Air Core Inductors |
| ML53812-2 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:H.100/H.110 CT Bus System Interface and Time-Slot Interchange |
| ML53812-2TC | 制造商:ROHM Semiconductor 功能描述: |
| ML53FAD | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:Micropower CMOS Oscillators |
| ML53FAG | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:Micropower CMOS Oscillators |
發(fā)布緊急采購，3分鐘左右您將得到回復。