參數(shù)資料
型號: MC705JP7CPE
廠商: Freescale Semiconductor
文件頁數(shù): 107/164頁
文件大?。?/td> 0K
描述: IC MCU 8BIT 224 BYTES RAM 28PDIP
標準包裝: 13
系列: HC05
核心處理器: HC05
芯體尺寸: 8-位
速度: 2.1MHz
連通性: SIO
外圍設(shè)備: POR,溫度傳感器,WDT
輸入/輸出數(shù): 22
程序存儲器容量: 6KB(6K x 8)
程序存儲器類型: OTP
RAM 容量: 224 x 8
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 4x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 28-DIP(0.600",15.24mm)
包裝: 管件
Reset States
MC68HC705JJ7 MC68HC705JP7 Advance Information Data Sheet, Rev. 4.1
Freescale Semiconductor
47
5.5.4 COP Watchdog
A reset clears the COP watchdog timeout counter.
5.5.5 16-Bit Programmable Timer
A reset has these effects on the 16-bit programmable timer:
Initializes the timer counter registers (TMRH and TMRL) to a value of $FFFC
Initializes the alternate timer counter registers (ACRH and ACRL) to a value of $FFFC
Clears all the interrupt enables and the output level bit (OLVL) in the timer control register (TCR)
Does not affect the input capture edge bit (IEDG) in the TCR
Does not affect the interrupt flags in the timer status register (TSR)
Does not affect the input capture registers (ICRH and ICRL)
Does not affect the output compare registers (OCRH and OCRL)
5.5.6 Serial Interface
A reset has these effects on the serial interface:
Clears all bits in the SIOP control register (SCR)
Clears all bits in the SIOP status register (SSR)
Does not affect the contents of the SIOP data register (SDR)
A reset, therefore, disables the SIOP and leaves the shared port B pins as general I/O. Any pending
interrupt flag is cleared and the SIOP interrupt is disabled. Also the baud rate defaults to the slowest rate.
5.5.7 Analog Subsystem
A reset has these effects on the analog subsystem:
Clears all the bits in the multiplex register (AMUX) bits except the hold switch bit (HOLD) which is
set
Clears all the bits in the analog control register (ACR)
Clears all the bits in the analog status register (ASR)
A reset, therefore, connects the negative input of comparator 2 to the channel selection bus, which is
switched to VSS. Both comparators are set up as non-inverting (a higher positive voltage on the positive
input results in a positive output) and both are powered down. The current source and discharge device
on the PB0/AN0 pin is disabled and powered down. Any analog subsystem interrupt flags are cleared and
the analog interrupt is disabled. Direct drive by comparator 1 to the PB4 pin and the voltage offset to the
sample capacitor are disabled (if both are enabled by the OPT bit being set in the COPR).
5.5.8 External Oscillator and Internal Low-Power Oscillator
A reset presets the oscillator select bits (OM1 and OM2) in the interrupt status and control register (ISCR)
such that the device runs from the internal oscillator (OM1 = 0, OM2 = 1) which has these effects on the
oscillators:
The internal low-power oscillator is enabled and selected.
The external oscillator is disabled.
The CPU bus clock is driven from the internal low-power oscillator.
相關(guān)PDF資料
PDF描述
S912XEG128J2MAA MCU 16BIT 128K FLASH 16K 80QFP
MC9S12XD64MAA IC MCU 16BIT 64K FLASH 80-QFP
MC56F8322VFAER2 IC HYBRID CTRLR 16BIT 48-LQFP
MCF5207CVM166J IC MCU 32BIT RISC 144-MAPBGA
MC68908GZ16MFJE IC MCU 8BIT 16K FLASH 32-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC705JP7CPE 制造商:Freescale Semiconductor 功能描述:IC 8BIT MCU 68HC05 2.1MHZ DIP-28
MC705K1CP 制造商:Motorola Inc 功能描述:16 PIN DIP INTEGRATED CIRCUIT
MC705L16CFUE 功能描述:8位微控制器 -MCU 8B MCU W/ EPROM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC705P6ACDWE 功能描述:8位微控制器 -MCU MCU 176 BYTES RAM A/D RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC705P6ACDWE 制造商:Freescale Semiconductor 功能描述:8-Bit Microcontroller IC