參數(shù)資料
型號(hào): MC68HC11G7CFN
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84
封裝: PLASTIC, LCC-84
文件頁(yè)數(shù): 114/195頁(yè)
文件大?。?/td> 1940K
代理商: MC68HC11G7CFN
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)當(dāng)前第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)
OPERATING MODES AND SIGNAL DESCRIPTION
2-7
2.2.3
Crystal Driver (XTAL) and External Clock Input (EXTAL)
These two pins provide the interface for either a crystal or a CMOS compatible clock to control the
internal clock generator circuitry. The frequency applied to these pins must be four times higher than
the desired E-clock rate. When a crystal is used, a 25 pF capacitor should be connected from each
of the XTAL and EXTAL pins to ground to ensure reliable start-up operation. When an external
CMOS compatible clock is used as an input to the EXTAL pin, the XTAL pin should be left
disconnected. However, a 10 k
to 100 k load resistor to ground may be used to reduce RFI noise
emission. (See Figure 2-1.)
2.2.4
E-clock Output (E)
The E-clock pin provides an output for the internally generated E-clock, which can be used as a
timing reference. The frequency of the E-clock output is one quarter of the input frequency at the
XTAL and EXTAL pins. When the E-clock output is low, an internal process is taking place; when
high, data is being accessed. The signal is halted when the MCU is in STOP mode.
2.2.5
Read/Write (R/W)
This pin is used to control the direction of transfers on the external data bus in expanded non-
multiplexed mode. A logic zero level indicates that data is being written to the external data bus; a
logic one level indicates that a read cycle is in progress. R/W stays high during single-chip
and bootstrap modes to maintain the ‘read’ state for systems which switch modes.
2.2.6
Interrupt Request (IRQ)
The IRQ pin provides the capability to apply asynchronous interrupts to the MC68HC11G5. It is
software selectable, (using the IRQE bit in the OPTION register) with a choice of either negative
edge sensitive or level sensitive triggering, and is always configured to level sensitive by reset. This
pin requires an external pull-up resistor connected to VDD.
2.2.7
Non-Maskable Interrupt (XIRQ)
The XIRQ pin provides the capability for applying asynchronous non-maskable interrupts, after
reset initialization, to the MC68HC11G5. During reset, the X-bit in the condition code register is set
and any interrupt is masked until the MCU software enables it. The XIRQ input is level sensitive, and
requires an external pull-up resistor to VDD.
2.2.8
Halt (HALT)
This pin is used as a clean way to force the processor bus into a tri-state condition by means of an
external signal. When HALT is pulled low the processor completes execution of the present
instruction and then tri-states the address and data bus. When the HALT pin is released, the
processor continues normal execution.
The HALT pin can also be used as a “clean way” to put the part into reset. Once pulled into halt,
RESET can be pulled low, ensuring that the processor will be reset on an instruction boundary rather
than in the middle of an instruction.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68HC711L6CFN1 OTPROM, MICROCONTROLLER, PQCC68
MC68HC805C4CP 8-BIT, EEPROM, 2.1 MHz, MICROCONTROLLER, PDIP40
MC68HC805C4CFN 8-BIT, EEPROM, 2.1 MHz, MICROCONTROLLER, PQCC44
MC68HC805K3DW 8-BIT, EEPROM, 2 MHz, MICROCONTROLLER, PDSO16
MC68HC812A4PV8 16-BIT, EEPROM, 8 MHz, MICROCONTROLLER, PQFP112
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC11K0 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC11K0CFN2 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-Bit Microcontroller
MC68HC11K0CFN3 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-Bit Microcontroller
MC68HC11K0CFN4 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT
MC68HC11K0CFNE3 功能描述:8位微控制器 -MCU 8B MCU 768 RAM - EPP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT