參數(shù)資料
型號: MC68HC11G7CFN
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84
封裝: PLASTIC, LCC-84
文件頁數(shù): 10/195頁
文件大?。?/td> 1940K
代理商: MC68HC11G7CFN
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁
SERIAL PERIPHERAL INTERFACE
8-3
As shown in Figure 8-1, four different timing relationships may be selected by control bits CPOL and
CPHA in the serial peripheral control register (SPCR). Both master and slave devices must operate
with the same timing. The master device always places data on the MOSI line a half cycle before
the clock edge (SCK), in order for the slave device to latch the data.
Two bits (SPR0 and SPR1) in the SPCR of the master device select the clock rate. In a slave device,
SPR0 and SPR1 have no effect on the operation of the SPI.
8.2.4
Slave Select (SS)
The slave select (SS) input line is used to select a slave device. It must be in the active low state
prior to data transactions and must stay low for the duration of the transaction.
The SS line on the master must be tied high. If it goes low, a mode fault error flag (MODF) is set in
the serial peripheral status register (SPSR). The SS pin can be selected to be a general-purpose
output by writing a one in bit 5 of the Port D data direction register, thus disabling the mode fault
circuit. The other three SPI lines are dedicated to the SPI whenever the SPI is on.
When CPHA = 0, the shift clock is the logical OR of SS and SCK. In this clock phase mode, SS must
go high between successive characters in an SPI message. When CPHA = 1, SS may be left low
for several SPI characters. If there is only one SPI slave MCU, its SS line may be tied to VSS provided
CPHA = 1 clock modes are used.
Figure 8-2 shows a block diagram of the serial peripheral interface circuitry. When a master device
transmits data to a slave device via the MOSI line, the slave device responds by sending data to the
master device via the master’s MISO line. This implies full duplex transmission with both data out
and data in synchronized to the same clock signal. Thus, the byte transmitted is replaced by the byte
received and eliminates the need for separate transmitter-empty and receiver-full status bits. A
single status bit (SPIF) is used to signify that the I/O operation has been completed.
The SPI is double buffered on read, but not on write. If a write is performed during data transfer, the
transfer is not interrupted, and the write will be unsuccessful. This condition will cause the write
collision status bit (WCOL) in the SPSR to be set. After a data byte is shifted, the SPIF flag in the
SPSR is set.
In master mode, the SCK pin is an output. It idles high or low, depending on the SPOL bit in the
SPCR, until data is written to the shift register, at which point eight clocks are generated to shift the
eight bits of data, after which SCK goes idle again.
In slave mode, the slave start logic receives a logic low on the SS pin and a clock input at the SCK
pin. Thus, the slave is synchronized to the master. Data from the master is received serially via the
slave MOSI line and is loaded into the 8-bit shift register. The data is then transferred, in parallel,
from the 8-bit shift register to the read buffer. During a write cycle, data is written into the shift register,
then the slave waits for a clock train from the master to shift the data out on the slave’s MISO line.
Figure 8-3 illustrates the MOSI, MISO and SS master-slave interconnections.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68HC711L6CFN1 OTPROM, MICROCONTROLLER, PQCC68
MC68HC805C4CP 8-BIT, EEPROM, 2.1 MHz, MICROCONTROLLER, PDIP40
MC68HC805C4CFN 8-BIT, EEPROM, 2.1 MHz, MICROCONTROLLER, PQCC44
MC68HC805K3DW 8-BIT, EEPROM, 2 MHz, MICROCONTROLLER, PDSO16
MC68HC812A4PV8 16-BIT, EEPROM, 8 MHz, MICROCONTROLLER, PQFP112
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC11K0 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC11K0CFN2 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-Bit Microcontroller
MC68HC11K0CFN3 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-Bit Microcontroller
MC68HC11K0CFN4 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT
MC68HC11K0CFNE3 功能描述:8位微控制器 -MCU 8B MCU 768 RAM - EPP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT